Department of Electrical and Computer Engineering Queen's University

ELEC-374 Digital Systems Engineering Laboratory Project

Winter 2021

Designing a Simple RISC Computer (Mini SRC): Phase 2

1. Objectives

The purpose of this project is to design, simulate, implement, and verify a simple RISC Computer (Mini SRC), consisting of a simple RISC processor, memory, and I/O. Phase 2 of this project consists of the design and Functional Simulation of the rest of the Mini SRC datapath. This includes the circuits associated with the "Select and Encode" logic, "Memory Subsystem", "CON FF" logic, and "Input/Output" ports, as well as load/store instructions, branch and jump instructions, and immediate instructions. You will add the necessary logic circuits to the Datapath circuitry built in Phase 1. In order to better understand this phase, you are encouraged to read Section 4.4 of the Lab Reader.

You are to simulate the Load and Store instructions *Id, Idi, and st,* to test the "Memory Subsystem" and the "Select and Encode" logic. Your simulations will also include the *addi, andi,* and *ori* ALU instructions, the conditional Branch Instructions *brzr, brnz, brmi,* and *brpl* in order to test the "CON FF" logic, the *jr* and *jal* instructions, the *mfhi* and *mflo* instructions as well as the *in* and *out* instructions to test the "Input/Output" ports. Design input can be done using an all HDL, or a mixed schematic/HDL approach. Testing will be done by Functional Simulation.

2. Preliminaries

2.1 The Memory Subsystem

As shown in Figure 1, the "Memory Subsystem" includes the Memory Address Register (MAR), the Memory Data Register (MDR), and the RAM Memory Component.




Figure 1. Memory Subsystem (updated to match Megafunction)

You may choose a RAM (synchronous or asynchronous) from the Library and configure it, or you may write your own VHDL/Verilog code. Instructions for generating a RAM Megafunction from Quartus have been provided in the RAM Tutorial document. It is strongly recommended that separate data input and output signals are used to connect to the memory. These are named 'data' and 'q' when using the Megafunction. Due to the use of separate input and output data lines, there is no need for a read control signal on the memory as the memory is always reading from the address specified. There will be a clock cycle of latency between when the address is changed and when the data is provided by the memory – this must be accounted for by the control sequence in the testbench by extending the duration of your memory read phases.

2.2 The Select and Encode Logic

Figure 2 shows the block diagram for the "Select and Encode" logic. In Phase 1, in order to test the datapath, we used the R0in - R15in and R0out - R15out signals as external inputs. In this phase, we generate these signals internally by the "Select and Encode" logic.




Figure 2. Select and Encode block diagram

As shown in Figure 2 and Figure 3, the "Select and Encode" logic accepts the *Gra, Grb, Grc, Rin, Rout*, and *BAout* signals as external inputs. In Phase 3, these signals will be generated internally by the Control Unit. The new control signals ROin - R15in and ROout - R15out signals are derived by selecting the appropriate 4-bit fields for Ra, Rb, and Rc in the IR register, using the *Gra, Grb, or Grc* control signal, and decoding them along with the *Rin, Rout*, and *BAout* control signals (you may want to consult the Instruction Formats in the CPU Specification document). The general version of this design for the SRC that has 32 general-purpose registers is shown in Figure 4.4 on page 148 of the Lab Reader. The logic needed for the case of only 16 registers in Mini SRC is shown in Figure 3.

The *BAout* (base address) signal, when asserted, gates 0's onto the bus if R0 is selected (see the revisions to R0 circuitry in Figure 5 of this document) in the Load and Store instructions; otherwise, it will put the contents of one of the selected registers R1 – R15 onto the bus.




Figure 3. "Select and Encode" logic to generate R0in-R15in and R0out-R15out

To support 2's complement numbers in Load/Store (*Id, Idi,* and *st*) instructions as well as ALU (*addi, andi,* and *ori*) instructions, the constant C in the IR needs to be sign-extended to 32 bit. The logic needed in Mini SRC is shown in Figure 4 (similar to Figure 4.5 on page 150 of the Lab Reader). The sign-extension is done by fanning out the msb of the appropriate field (IR<18>) to all the higher-order bits.




Figure 4. Sign extension of constant C

2.3 Revision to Register R0

The specification of the Load and Store instructions (Id, Idi, St) in Mini SRC suggests that depending on the chosen register Rb, the effective address/data is either the constant C (when Rb = R0) or the constant C plus the contents of the specified Rb register (when Rb \neq R0). As discussed earlier, the BAout signal gates 0's onto the bus if R0 is selected, or it gates the selected register's contents if one of the registers R1 – R15 is selected. To support the Load and Store instructions, the register R0 circuitry will then need to be revised as shown in Figure 5.




Figure 5. Revised register R0

2.4 "CON FF" Logic

Figure 6 shows the block diagram for the "CON FF" logic. The "CON FF" logic is used to determine whether the correct condition has been met to cause branching to take place in a Conditional Branch instruction.





Figure 6. CON FF logic

Conditional Branch Instructions brzr, brnz, brmi, brpl

As described in the Mini SRC specification, the branch instruction has the following format:



The signals needed to control branching instructions are derived from the numerical value in register Ra, and from the branching condition in the C2 field, in IR[22..19]. For SRC, the required logic is shown in Figure 4.10 on page 158 of the Lab Notes. We simplify this in Mini SRC, as shown in Figure 7. Note that the CONin signal (connected to the enable input of the CON FF) will be generated by the Control Unit in Phase 3.




Figure 7. Computation of the conditional value CON in the CON FF Logic

2.5 Input, Output ports

The Input and Output Ports are shown in Figure 8. As for the input device, the device may have a strobe signal to indicate when the data is available. It is up to you if you want to support such an input device with a strobe signal. Depending on your design, you may (or may not) need the *Strobe* or the *Clock* signal.




Figure 8. Input and Output ports

3. Lab Procedure

Add the necessary logic discussed in Section 2, in that order, to your Datapath in Phase 1. Then, using the following control sequences, test your logic circuits for the *Id*, *Idi*, *st*, *addi*, *andi*, *ori*, *brzr*, *brmz*, *brmi*, *brpl*, *jr*, *jal*, *mfli*, *mflo*, *out*, and *in* instructions.

3.a) Load Instructions – Id and Idi:

In order to test your RAM and the memory interface logic, functionally simulate the *Id* and *Idi* instructions by using the following Control Sequences (depending on your memory subsystem, you may come up with similar Control Sequences). As in Phase 1, cycles T0, T1, and T2 are used for the instruction fetch. The selection of a register or the value 0 is affected by the BAout control signal. Sign extension is accomplished by the Cout control signal.

Mdatain[31..0] has been provided in T1 and T6 for clarity, and should not be regarded as input signal in your simulations, but instead the memory data should now come directly from your RAM memory output data.

Control Sequence: Id

<u>Step</u>	<u>Control Sequence</u>
T0	PCout, MARin, IncPC, Zin
T1	Zlowout, PCin, Read, Mdatain[310], MDRin
T2	MDRout, IRin
T3	Grb, BAout, Yin
T4	Cout, ADD, Zin
T5	Zlowout, MARin
T6	Read, Mdatain[310], MDRin
T7	MDRout, Gra, Rin

Control Convenes

Control Sequence: Idi

<u>Step</u>	Control Sequence
T0-T2	Same as before for "Instruction Fetch"
T3	Grb, BAout, Yin
T4	Cout, ADD, Zin
T5	Zlowout, Gra, Rin

Verify the proper operation of your memory interface logic and RAM by simulating the following instructions. You will need to preload your registers with some known values, and the contents of the RAM memory using a Memory Initialization file (MIF). Alternatively, you may initialize the memory using HDL code.

```
Case 1: ld R1, $85
Case 2: ld R0, $35(R1)
Case 3: ldi R1, $85
Case 4: ldi R0, $35(R1)
```

In order to load from RAM, Step TO requires that the PC register is initialized with a value. In Verilog this can be done using the parameter syntax:

```
module pc_reg #(parameter VAL = 0
)(
    output reg [31:0] Q,
    input [31:0] D
);
    initial Q = VAL;
...
```

This can later be instantiated with:

```
pc_reg pc1(Q, D);
pc_reg #(10) pc2(Q, D);
```

In the pc1 instance, the VAL parameter is 0 and in pc2 instance the VAL parameter has been overwritten to 10.

Similarly in VHDL there are generics:

This can later be instantiated with:

All registers should similarly be initialized to zero using this syntax.

3.b) Store Instruction - st:

In order to test your RAM and the memory interface logic, functionally simulate the *st* instruction for the following cases. Devise your own Control Sequence, inferred from the control sequence for the *ld* instruction.

In your simulations, show that the memory location with the address \$90 for Case 1, and (R1) + \$90 for Case 2, is loaded with the value \$85 in R1, respectively. Thus, for verification purposes, you may need to read back the contents of these memory locations.

```
Case 1: st $90, R1
Case 2: st $90(R1), R1
```

3.c) ALU Immediate Instructions – addi, andi, ori:

Verify the functionality of your "Add immediate" instruction by simulating the Control Sequence for *addi* R2, R1, -5 instruction, as follows:

Control Sequence: addi

<u>Step</u>	Control Sequence	
T0-T2	Same as before for "Instruction Fetch"	
T3	Grb, Rout, Yin	
T4	Cout, ADD, Zin	
T5	Zlowout, Gra, Rin	

Verify the operation of your "AND immediate" and "OR immediate" instructions by simulating the Control Sequence for *andi R2, R1, \$26* and *ori R2, R1, \$26* instructions, respectively. The Control Sequences are the

same as the one for *addi* instruction except for using the AND/OR control signal in T4 instead of the ADD signal.

3.d) Branch instructions – brzr, brnz, brpl, brmi:

In order to test the "CON FF" logic, functionally simulate the *brzr*, *brnz*, *brpl*, and *brmi* instructions by using the following Control Sequence.

Control Sequence: Branch

<u>Step</u>	Control Sequence	
T0-T2	Same as before for "Instru	ction Fetch"
T3	Gra, Rout, CONin	
T4	PCout, Yin	
T5	Cout, ADD, Zin	
T6	Zlowout, CON 🗲 PCin	IF CON FF = 1, THEN
		PCin ← PC + 1 + C (sign-extended)
		See if there is any way of doing this better

Verify your implementation by simulating the following Conditional Branch instructions:

Case 1:	brzr	R2, 35
Case 2:	brnz	R2, 35
Case 3:	brpl	R2, 35
Case 4:	brmi	R2, 35

Preload the register R2 and the PC, so the branch will be "taken" or "not taken", verify using a simulation.

3.e) Jump Instructions – jr, jal:

Verify the functionality of *jr* instruction by simulating the Control Sequence for *jr R1* instruction. Preload the register involved.

Control Sequence: jr

<u>Step</u>	Control Sequence	
T0-T2	Same as before for "Instruction Fetch"	
T3	Gra, Rout, PCin	

Derive the control sequence for *jal* instruction and verify its functionality by simulating the Control Sequence for *jal R1* instruction. Preload the register involved.

3.f) Special Instructions - mfhi and mflo:

Derive the control sequences for mfhi and mflo instructions and verify their functionality by simulating the Control Sequences for mfhi R2 and mflo R2 instructions. Preload the registers involved.

3.g) Input/output Instructions – in, out:

Verify the functionality of your Output Port logic by simulating the control sequence for *out R1* instruction. Preload the register involved.

Control Sequence: out

<u>Step</u>	<u>Control Sequence</u>	
T0-T2	Same as before for "Instruction Fetch"	
T3	Gra, Rout, Out.Port	

In order to test your Input Port logic, functionally simulate the *in R1* instruction, verify by simulation.

4. Report: Phase 2 report (one per group) consists of:

Printout of your VHDL/Verilog code, and schematic (if any)

Printout of the contents of memory

Printout of your testbenches

Functional simulation runs for all instructions in this Phase