

$V_{out} = 1.221 \cdot (1 + R_{up}/R_{down})$		
	R_{up}	R_{down}
5V:	15k, 1%	4.87k, 1%
8V:	27k, 1%	4.87k, 1%









Title			
Size	Number		Revision
A4			
Date:	2019/1/22		Sheet of
File:	C:\Users\...\STM32F405 v2.3 _		Sheet No. By:

1

2

3

4





Title			
Size	Number		Revision
A4			
Date:	2019/1/22		Sheet of
File:	C:\Users\...\STM32F405 v2.3_		Sheet By:

1






2

3


4



IO ESD
4ESD DFN10 / DFN2510 / uDFN10
1ESD SOD523



Title		
Size	Number	Revision
A4		
Date:	2019/1/22	Sheet of
File:	C:\Users\...STM32F405 v2.3	Drawn By:



C7 C6

C11 C10 D2 C12

B11 B10


A3 A2



D71




D51




• RP6



RP1 •






• RP2



CAN
.1
.2



RX
B12
B8


TX
B13
B9



HUST-RM 通用开发板typeA v2.2

2019/01/05





C7 C6

C11 C10

D2 C12

B11 B10

A3 A2

B7 B6

CAN1

CAN2

CAN
.1
.2

RX
B12
B8

TX
B13
B9

801323
SC70

HUST-RM 通用开发板typeA v2.2
2019/01/05

Designed by LCL

langya