

# Kexin Li (Cassie)

## Curriculum Vitae

Toronto, Canada — cassiekx.li@mail.utoronto.ca — cassiekexinli.com — GitHub — LinkedIn

## EDUCATION & EMPLOYMENT HISTORY

---

### Doctor of Philosophy in Computer Engineering

September 2024 – Present

Department of Electrical & Computer Engineering, **University of Toronto**

**Research Area:** Trustworthy Machine Learning and Systems Security, with a focus on building secure and privacy-preserving Machine Learning systems, watermarking for intellectual property protection and detection of AI-generated content, and adversarial robustness.

**Supervisor:** Prof. David Lie

**Grade:** A+

### Master of Applied Science in Computer Engineering

September 2022 – August 2024

Department of Electrical & Computer Engineering, **University of Toronto**

**Thesis:** *Recovering Utility in LDP Schemes by Training with Noise^2*: Investigated methods to improve model utility under local differential privacy constraints while preserving strong privacy guarantees.

**Supervisor:** Prof. David Lie

**Grade:** A+

### Bachelor of Applied Science with High Honours

September 2017 – June 2022

Department of Electrical & Computer Engineering, **University of Toronto**

Computer Engineering Specialist; Minor in Artificial Intelligence

**CGPA:** 3.91 / 4.0

### Software Engineer

May 2020 – May 2021

Intel Corporation (now Altera), Toronto, Canada

- Contributed to production LLVM-based High-Level Synthesis (HLS) toolchains for Intel FPGAs (oneAPI, OpenCL, HLS compiler), used by internal and external developers.
- Designed and implemented compiler features and analysis passes supporting large-scale FPGA compilation workflows.
- Conducted Quality-of-Results (QoR) regression analyses for weekly toolchain evaluations, enabling earlier identification and diagnosis of performance regressions across compiler versions and FPGA architectures.
- Collaborated with geographically distributed engineering teams to evaluate architectural changes and communicate performance and reliability trade-offs influencing toolchain development decisions to internal stakeholders and external customers.

## PUBLICATIONS

---

### Reviewed Conference Articles

- Yunpeng Liu, **Kexin Li**, Zhuotao Liu, Bihan Wen, Ke Xu, Weiqiang Wang, Wenbiao Zhao, and Qi Li. 2023. *Provenance of Training without Training Data: Towards Privacy-Preserving DNN Model Ownership Verification*. In Proceedings of the ACM Web Conference 2023 (WWW '23). Association for Computing Machinery, New York, NY, USA, 1980–1990. <https://doi.org/10.1145/3543507.3583198>
- Yu Ting Chen, Jin Hee Kim, **Kexin Li**, Graham Hoyes, Jason H. Anderson. *High-Level Synthesis Techniques to Generate Deeply Pipelined Circuits for FPGAs with Registered Routing*. IEEE International Conference on Field-Programmable Technology (ICFPT), 2019.

### Preprints

- Kexin Li**, Guozhen Ding, Ilya Grishchenko, and David Lie. *HMARK: Radioactive Multi-Bit Semantic-Latent Watermarking for Diffusion Models*. arXiv, 2025.
- Kexin Li\***, Xiao Hu\*, Ilya Grishchenko, and David Lie. *HarmonicAttack: An Adaptive Cross-Domain Audio Watermark Removal*. arXiv, 2025.
- Kexin Li**, Aastha Mehta, and David Lie *LDPKiT: Superimposing Remote Queries for Privacy-Preserving Local Model Training*. arXiv, 2025.

## **OTHER RESEARCH EXPERIENCE**

---

### **Research Intern**

*May 2021 – April 2022*

Institute for Network Sciences and Cyberspace, **Tsinghua University**

**Supervisor:** Prof. Qi Li

- Designed a novel intellectual property protection mechanism for deep neural networks (DNNs), targeting robustness against model extraction and unauthorized reuse.
- Characterized attacker behaviors and identified security limitations in existing DNN protection techniques through empirical analysis.
- Conducted systematic, large-scale empirical evaluations across diverse adversarial threat models to assess defense effectiveness.

### **Summer Research Intern**

*May 2019 – August 2019*

Programmable Digital Systems Group, **University of Toronto**

**Supervisor:** Prof. Jason H. Anderson

- Enhanced the LegUp High-Level Synthesis framework to better exploit register-rich FPGA architectures.
- Implemented LLVM backend extensions that improved pipeline depth and performance of synthesized FPGA circuits.
- Evaluated research prototypes on Intel Stratix 10 FPGAs to validate architectural and compiler-level optimizations.

## **TEACHING AND ADVISING**

---

### **Teaching Assistantships**

- **ECE1508H1 Applied Deep Learning**, University of Toronto (2025 – Present)
- **ECE568H1 Computer Security**, University of Toronto (2023 – Present)
- **ECE244H1 Programming Fundamentals**, University of Toronto (2022 – Present)

## **GRANTS, FELLOWSHIPS & AWARDS**

---

- SRI Graduate Fellowship, Schwartz Reisman Institute (2025 – Present)
- University of Toronto Fellowship (2022 – Present)
- Certificate of Distinction, Capstone Project, University of Toronto (2022)
- Dean's Honour List, University of Toronto (2017 – 2022)
- University of Toronto Excellence Summer Research Award (2019) [4 recipients]

## **SERVICE & PROFESSIONAL AFFILIATIONS**

---

- Faculty Affiliate Researcher, Vector Institute (2023 – Present)
- Graduate Fellow, Schwartz Reisman Institute (2025 – Present)
- NeurIPS Conference Ethics Reviewer (2024, 2025)
- NeurIPS Datasets and Benchmarks Track Ethics Reviewer (2025)

## **TECHNICAL SKILLS**

---

- **Research Areas:** Trustworthy Machine Learning, Privacy-Preserving Machine Learning, Watermarking, Systems Security
- **Programming Languages:** C, C++, Python, Java, Verilog, ARM Assembly, JavaScript, SQL
- **Systems & Tools:** LLVM, Linux, Intel oneAPI, Quartus, ModelSim, MATLAB
- **Languages:** English, Mandarin, Korean, French