2023-04-14 13:14 Page 1 of 9

### **Experiment Report**

Start of automated test report 2023-04-14 13:14:01 Author=UNKNOWN@workstation obo Luke Vassallo

#### **Machine Information**

sysname=Linux

nodename=workstation

release=5.19.0-38-generic

version=#39~22.04.1-Ubuntu SMP PREEMPT\_DYNAMIC Fri Mar 17 21:16:15 UTC 2

machine=x86\_64

CPU arch: X86\_64

CPU bits: 64

CPU brand: Intel(R) Core(TM) i7-10700K CPU @ 3.80GHz

CPU cores: 8

CPU base clock: 3.8000 GHz CPU boost clock: 3.7920 GHz System Memory: 31.35GB

Nvidia driver version: 525.105.17 Device 0: NVIDIA GeForce GTX 1080

Device 0:8.0GB

### **Library Information**

python: 3.8.16

torch: 1.13.1+cu117

optuna: 3.1.0 numpy: 1.23.3 pandas: 1.5.3 matplotlib: 3.7.1 seaborn: 0.12.2

pcb library: generation of .pcb files.

Library version: 0.0.12 Library built with: C++14

Library built on: Mar 3 2023 23:10:31

netlist\_graph: Graph pre-processing library for PCB component placement.

Library version: 0.1.16 Library built with: C++14

Library built on: Mar 3 2023 23:10:32

2023-04-14 13:14 Page 2 of 9

### training\_sac\_cuda\_622:1681372314\_0

Steps per trial = 600Euclidean wirelength (w) = 6Half perimeter wirelength (hpwl) = 2.0Overlap (o) = 2.0

#### **Estimated Wirelength (HPWL)**

Raw trial data for run //home/luke/work/rl\_pcb/tests/04\_training\_sac\_cuda/work/eval\_testing\_set/1681372314\_0

pcb name	trial	0% overlap	10% overlap	20% overlap	sa_pcb
voltage_datalogger_adc0	trial_0	-	-	29.01	30.87
voltage_datalogger_adc0	trial_1	-	26.86	26.86	25.52
voltage_datalogger_adc0	trial_2	-	-	-	36.03
voltage_datalogger_adc0	trial_3	30.55	30.55	29.53	28.57
voltage_datalogger_adc2	trial_0	13.06	11.26	11.23	12.81
voltage_datalogger_adc2	trial_1	15.33	15.12	14.52	12.18
voltage_datalogger_adc2	trial_2	16.47	12.67	10.97	13.9
voltage_datalogger_adc2	trial_3	16.57	14.82	14.43	12.85
voltage_datalogger_afe	trial_0	47.18	47.18	47.18	49.34
voltage_datalogger_afe	trial_1	-	48.29	48.29	49.26
voltage_datalogger_afe	trial_2	-	-	-	45.1
voltage_datalogger_afe	trial_3	-	47.95	47.95	50.63

	_				
pcb name	run	0% overlap (#)1	10% overlap (#) <sup>1</sup>	20% overlap (#)1	simulated annealing
voltage_datalogger_adc0	1681372314_0	30.55 ± 0.0 (1)	28.7 ± 1.85 (2)	28.47 ± 1.16 (3)	30.25 ± 3.84 (4)
voltage_datalogger_adc2	1681372314_0	15.36 ± 1.41 (4)	13.47 ± 1.59 (4)	12.79 ± 1.69 (4)	12.94 ± 0.62 (4)
voltage_datalogger_afe	1681372314_0	47.18 ± 0.0 (1)	47.81 ± 0.46 (3)	47.81 ± 0.46 (3)	48.58 ± 2.08 (4)

 $<sup>^{\</sup>mbox{\scriptsize 1}}$  # indicates the number of layouts over which the mean  $\pm$  std was computed

2023-04-14 13:14 Page 3 of 9

### **Routed Wirelength**

## Raw trial data for run //home/luke/work/rl\_pcb/tests/04\_training\_sac\_cuda/w ork/eval\_testing\_set/1681372314\_0

pcb name	trial	0% overlap	10% overlap	20% overlap	sa_pcb
voltage_datalogger_adc0	trial_0	-	-	29.21	58.96
voltage_datalogger_adc0	trial_1	-	35.23	35.23	25.98
voltage_datalogger_adc0	trial_2	-	-	-	41.48
voltage_datalogger_adc0	trial_3	29.94	29.94	28.89	29.14
voltage_datalogger_adc2	trial_0	10.66	11.32	10.01	12.02
voltage_datalogger_adc2	trial_1	13.85	13.74	13.21	12.07
voltage_datalogger_adc2	trial_2	17.17	10.26	9.79	13.34
voltage_datalogger_adc2	trial_3	14.92	17.29	13.41	15.88
voltage_datalogger_afe	trial_0	57.31	57.31	57.31	77.93
voltage_datalogger_afe	trial_1	-	56.53	56.53	78.01
voltage_datalogger_afe	trial_2	-	-	-	76.72
voltage_datalogger_afe	trial_3	-	60.56	60.56	68.54

pcb name	run	0% overlap (#)1	10% overlap (#)1	20% overlap (#)1	simulated annealing
voltage_datalogger_adc0	1681372314_0	29.94 ± 0.0 (1)	32.58 ± 2.64 (2)	31.11 ± 2.92 (3)	38.89 ± 12.95 (4)
voltage_datalogger_adc2	1681372314_0	14.15 ± 2.34 (4)	13.15 ± 2.7 (4)	11.6 ± 1.71 (4)	13.33 ± 1.57 (4)
voltage_datalogger_afe	1681372314_0	57.31 ± 0.0 (1)	58.13 ± 1.75 (3)	58.13 ± 1.75 (3)	75.3 ± 3.94 (4)

 $<sup>^{\</sup>rm 1}$  # indicates the number of layouts over which the mean  $\pm$  std was computed

2023-04-14 13:14 Page 4 of 9

### training\_sac\_cuda\_622:1681372314\_1

Steps per trial = 600 Euclidean wirelength (w) = 6 Half perimeter wirelength (hpwl) = 2.0 Overlap (o) = 2.0

#### **Estimated Wirelength (HPWL)**

Raw trial data for run //home/luke/work/rl\_pcb/tests/04\_training\_sac\_cuda/work/eval\_testing\_set/1681372314\_1

pcb name	trial	0% overlap	10% overlap	20% overlap	sa_pcb
voltage_datalogger_adc0	trial_0	-	29.39	29.03	30.87
voltage_datalogger_adc0	trial_1	-	34.4	32.34	25.52
voltage_datalogger_adc0	trial_2	-	-	25.79	36.03
voltage_datalogger_adc0	trial_3	-	-	33.12	28.57
voltage_datalogger_adc2	trial_0	12.36	11.62	11.0	12.81
voltage_datalogger_adc2	trial_1	15.74	14.62	13.77	12.18
voltage_datalogger_adc2	trial_2	15.22	14.33	10.92	13.9
voltage_datalogger_adc2	trial_3	16.67	14.51	13.74	12.85
voltage_datalogger_afe	trial_0	49.05	49.05	49.05	49.34
voltage_datalogger_afe	trial_1	44.21	44.21	44.21	49.26
voltage_datalogger_afe	trial_2	-	-	43.06	45.1
voltage_datalogger_afe	trial_3	-	-	-	50.63

pcb name	run	0% overlap (#)1	10% overlap (#)1	20% overlap (#)1	simulated annealing
voltage_datalogger_adc0	1681372314_1	nan ± nan (0)	31.9 ± 2.5 (2)	30.07 ± 2.91 (4)	30.25 ± 3.84 (4)
voltage_datalogger_adc2	1681372314_1	15.0 ± 1.61 (4)	13.77 ± 1.25 (4)	12.36 ± 1.4 (4)	12.94 ± 0.62 (4)
voltage_datalogger_afe	1681372314_1	46.63 ± 2.42 (2)	46.63 ± 2.42 (2)	45.44 ± 2.6 (3)	48.58 ± 2.08 (4)

 $<sup>^{\</sup>mathrm{1}}$  # indicates the number of layouts over which the mean  $\pm$  std was computed

2023-04-14 13:14 Page 5 of 9

### **Routed Wirelength**

## Raw trial data for run //home/luke/work/rl\_pcb/tests/04\_training\_sac\_cuda/w ork/eval\_testing\_set/1681372314\_1

pcb name	trial	0% overlap	10% overlap	20% overlap	sa_pcb
voltage_datalogger_adc0	trial_0	-	28.78	28.07	58.96
voltage_datalogger_adc0	trial_1	-	34.37	35.16	25.98
voltage_datalogger_adc0	trial_2	-	-	27.12	41.48
voltage_datalogger_adc0	trial_3	-	-	42.04	29.14
voltage_datalogger_adc2	trial_0	10.59	10.51	9.97	12.02
voltage_datalogger_adc2	trial_1	14.11	13.49	13.22	12.07
voltage_datalogger_adc2	trial_2	13.08	12.81	10.15	13.34
voltage_datalogger_adc2	trial_3	14.37	13.99	13.21	15.88
voltage_datalogger_afe	trial_0	55.14	55.14	55.14	77.93
voltage_datalogger_afe	trial_1	66.86	66.86	66.86	78.01
voltage_datalogger_afe	trial_2	-	-	50.98	76.72
voltage_datalogger_afe	trial_3	-	-	-	68.54

pcb name	run	0% overlap (#)1	10% overlap (#)1	20% overlap (#)1	simulated annealing
voltage_datalogger_adc0	1681372314_1	nan ± nan (0)	31.58 ± 2.79 (2)	33.1 ± 6.03 (4)	38.89 ± 12.95 (4)
voltage_datalogger_adc2	1681372314_1	13.04 ± 1.49 (4)	12.7 ± 1.33 (4)	11.64 ± 1.58 (4)	13.33 ± 1.57 (4)
voltage_datalogger_afe	1681372314_1	61.0 ± 5.86 (2)	61.0 ± 5.86 (2)	57.66 ± 6.72 (3)	75.3 ± 3.94 (4)

 $<sup>^{\</sup>rm 1}$  # indicates the number of layouts over which the mean  $\pm$  std was computed

2023-04-14 13:14 Page 6 of 9

### training\_sac\_cuda\_622:1681372314\_2

Steps per trial = 600 Euclidean wirelength (w) = 6 Half perimeter wirelength (hpwl) = 2.0 Overlap (o) = 2.0

#### **Estimated Wirelength (HPWL)**

Raw trial data for run //home/luke/work/rl\_pcb/tests/04\_training\_sac\_cuda/work/eval\_testing\_set/1681372314\_2

pcb name	trial	0% overlap	10% overlap	20% overlap	sa_pcb
voltage_datalogger_adc0	trial_0	-	-	32.72	30.87
voltage_datalogger_adc0	trial_1	-	-	-	25.52
voltage_datalogger_adc0	trial_2	-	-	-	36.03
voltage_datalogger_adc0	trial_3	-	-	-	28.57
voltage_datalogger_adc2	trial_0	15.25	14.04	12.91	12.81
voltage_datalogger_adc2	trial_1	-	14.87	14.74	12.18
voltage_datalogger_adc2	trial_2	14.85	14.85	10.98	13.9
voltage_datalogger_adc2	trial_3	19.98	16.49	15.37	12.85
voltage_datalogger_afe	trial_0	-	-	51.31	49.34
voltage_datalogger_afe	trial_1	-	-	-	49.26
voltage_datalogger_afe	trial_2	-	-	-	45.1
voltage_datalogger_afe	trial_3	-	-	-	50.63

	_				
pcb name	run	0% overlap (#)1	10% overlap (#) <sup>1</sup>	20% overlap (#)1	simulated annealing
voltage_datalogger_adc0	1681372314_2	nan ± nan (0)	nan ± nan (0)	32.72 ± 0.0 (1)	30.25 ± 3.84 (4)
voltage_datalogger_adc2	1681372314_2	16.69 ± 2.33 (3)	15.06 ± 0.89 (4)	13.5 ± 1.71 (4)	12.94 ± 0.62 (4)
voltage_datalogger_afe	1681372314_2	nan ± nan (0)	nan ± nan (0)	51.31 ± 0.0 (1)	48.58 ± 2.08 (4)

 $<sup>^{\</sup>mbox{\scriptsize 1}}$  # indicates the number of layouts over which the mean  $\pm$  std was computed

2023-04-14 13:14 Page 7 of 9

### **Routed Wirelength**

# Raw trial data for run //home/luke/work/rl\_pcb/tests/04\_training\_sac\_cuda/work/eval\_testing\_set/1681372314\_2

pcb name	trial	0% overlap	10% overlap	20% overlap	sa_pcb
voltage_datalogger_adc0	trial_0	-	-	35.07	58.96
voltage_datalogger_adc0	trial_1	-	-	-	25.98
voltage_datalogger_adc0	trial_2	-	-	-	41.48
voltage_datalogger_adc0	trial_3	-	-	-	29.14
voltage_datalogger_adc2	trial_0	17.57	11.34	10.99	12.02
voltage_datalogger_adc2	trial_1	-	16.49	17.5	12.07
voltage_datalogger_adc2	trial_2	15.75	15.75	9.87	13.34
voltage_datalogger_adc2	trial_3	26.35	19.4	16.15	15.88
voltage_datalogger_afe	trial_0	-	-	46.62	77.93
voltage_datalogger_afe	trial_1	-	-	-	78.01
voltage_datalogger_afe	trial_2	-	-	-	76.72
voltage_datalogger_afe	trial_3	-	-	-	68.54

pcb name	run	0% overlap (#)1	10% overlap (#)1	20% overlap (#)1	simulated annealing
voltage_datalogger_adc0	1681372314_2	nan ± nan (0)	nan ± nan (0)	35.07 ± 0.0 (1)	38.89 ± 12.95 (4)
voltage_datalogger_adc2	1681372314_2	19.89 ± 4.63 (3)	15.74 ± 2.89 (4)	13.63 ± 3.26 (4)	13.33 ± 1.57 (4)
voltage_datalogger_afe	1681372314_2	nan ± nan (0)	nan ± nan (0)	46.62 ± 0.0 (1)	75.3 ± 3.94 (4)

 $<sup>^{\</sup>rm 1}$  # indicates the number of layouts over which the mean  $\pm$  std was computed

2023-04-14 13:14 Page 8 of 9

### training\_sac\_cuda\_622:1681372314\_3

Steps per trial = 600 Euclidean wirelength (w) = 6 Half perimeter wirelength (hpwl) = 2.0 Overlap (o) = 2.0

#### **Estimated Wirelength (HPWL)**

Raw trial data for run //home/luke/work/rl\_pcb/tests/04\_training\_sac\_cuda/work/eval\_testing\_set/1681372314\_3

pcb name	trial	0% overlap	10% overlap	20% overlap	sa_pcb
voltage_datalogger_adc0	trial_0	-	-	-	30.87
voltage_datalogger_adc0	trial_1	-	-	-	25.52
voltage_datalogger_adc0	trial_2	31.47	31.47	31.47	36.03
voltage_datalogger_adc0	trial_3	-	26.29	26.29	28.57
voltage_datalogger_adc2	trial_0	15.15	14.55	13.79	12.81
voltage_datalogger_adc2	trial_1	15.29	12.41	10.91	12.18
voltage_datalogger_adc2	trial_2	13.5	11.78	11.17	13.9
voltage_datalogger_adc2	trial_3	15.35	14.52	12.29	12.85
voltage_datalogger_afe	trial_0	-	-	50.63	49.34
voltage_datalogger_afe	trial_1	-	-	49.7	49.26
voltage_datalogger_afe	trial_2	-	-	51.21	45.1
voltage_datalogger_afe	trial_3	-	-	43.31	50.63

pcb name	run	0% overlap (#)1	10% overlap (#)1	20% overlap (#)1	simulated annealing
voltage_datalogger_adc0	1681372314_3	31.47 ± 0.0 (1)	28.88 ± 2.59 (2)	28.88 ± 2.59 (2)	30.25 ± 3.84 (4)
voltage_datalogger_adc2	1681372314_3	14.82 ± 0.77 (4)	13.32 ± 1.24 (4)	12.04 ± 1.14 (4)	12.94 ± 0.62 (4)
voltage_datalogger_afe	1681372314_3	nan ± nan (0)	nan ± nan (0)	48.71 ± 3.17 (4)	48.58 ± 2.08 (4)

 $<sup>^{\</sup>mathrm{1}}$  # indicates the number of layouts over which the mean  $\pm$  std was computed

2023-04-14 13:14 Page 9 of 9

### **Routed Wirelength**

# Raw trial data for run //home/luke/work/rl\_pcb/tests/04\_training\_sac\_cuda/work/eval\_testing\_set/1681372314\_3

pcb name	trial	0% overlap	10% overlap	20% overlap	sa_pcb
voltage_datalogger_adc0	trial_0	-	-	-	58.96
voltage_datalogger_adc0	trial_1	-	-	-	25.98
voltage_datalogger_adc0	trial_2	36.77	36.77	36.77	41.48
voltage_datalogger_adc0	trial_3	-	25.8	25.8	29.14
voltage_datalogger_adc2	trial_0	17.09	16.93	18.34	12.02
voltage_datalogger_adc2	trial_1	12.68	11.3	10.16	12.07
voltage_datalogger_adc2	trial_2	15.47	11.38	11.02	13.34
voltage_datalogger_adc2	trial_3	13.0	12.32	12.52	15.88
voltage_datalogger_afe	trial_0	-	-	51.34	77.93
voltage_datalogger_afe	trial_1	-	-	59.08	78.01
voltage_datalogger_afe	trial_2	-	-	56.05	76.72
voltage_datalogger_afe	trial_3	-	-	53.25	68.54

pcb name	run	0% overlap (#)1	10% overlap (#)1	20% overlap (#)1	simulated annealing
voltage_datalogger_adc0	1681372314_3	36.77 ± 0.0 (1)	31.29 ± 5.49 (2)	31.29 ± 5.49 (2)	38.89 ± 12.95 (4)
voltage_datalogger_adc2	1681372314_3	14.56 ± 1.82 (4)	12.98 ± 2.31 (4)	13.01 ± 3.19 (4)	13.33 ± 1.57 (4)
voltage_datalogger_afe	1681372314_3	nan ± nan (0)	nan ± nan (0)	54.93 ± 2.92 (4)	75.3 ± 3.94 (4)

 $<sup>^{\</sup>rm 1}$  # indicates the number of layouts over which the mean  $\pm$  std was computed