2023-03-08 07:52 Page 1 of 3

Experiment Report

Start of automated test report 2023-03-08 07:52:18 Author=luke@workstation obo Luke Vassallo

Machine Information

sysname=Linux nodename=workstation release=5.4.0-144-generic version=#161~18.04.1-Ubuntu SMP Fri Feb 10 15:55:22 UTC 2023 machine=x86_64

CPU arch: X86_64

CPU bits: 64

CPU brand: Intel(R) Core(TM) i7-10700K CPU @ 3.80GHz

CPU cores: 16

CPU base clock: 3.8000 GHz CPU boost clock: 4.5571 GHz System Memory: 62.64GB

Nvidia driver version: 470.161.03 Device 0: NVIDIA GeForce GTX 1080

Device 0: 7.93GB

Library Information

python: 3.8.13

torch: 1.11.0+cu102

optuna: 3.1.0 numpy: 1.23.3 pandas: 1.5.3 matplotlib: 3.7.0 seaborn: 0.12.2

pcb library: generation of .pcb files.

Library version: 0.0.12 Library built with: C++14

Library built on: Mar 3 2023 23:10:31

netlist_graph: Graph pre-processing library for PCB component placement.

Library version: 0.1.16 Library built with: C++14

Library built on: Mar 3 2023 23:10:32

2023-03-08 07:52 Page 2 of 3

training_sac_cuda_622:1678211720_0

Steps per trial = 200 Euclidean wirelength (w) = 6 Half perimeter wirelength (hpwl) = 2.0 Overlap (o) = 2.0

Estimated Wirelength (HPWL)

Mean over all trials in run //home/luke/work/rl_pcb/tests/04_training_sac_cu da/work/eval testing set/1678211720 0

pcb name	run	0% overlap (#)1	10% overlap (#) ¹	20% overlap (#) ¹
voltage_datalogger_adc0	1678211720_0	nan ± nan (0)	nan ± nan (0)	29.43 ± 0.0 (1)
voltage_datalogger_adc2	1678211720_0	14.67 ± 0.77 (2)	12.82 ± 1.08 (2)	12.4 ± 1.5 (2)
voltage_datalogger_afe	1678211720_0	nan ± nan (0)	53.15 ± 0.0 (1)	48.64 ± 4.5 (2)

 $^{^{1}}$ # indicates the number of layouts over which the mean \pm std was computed

Routed Wirelength

Mean over all trials in run //home/luke/work/rl_pcb/tests/04_training_sac_cu da/work/eval_testing_set/1678211720_0

pcb name	run	0% overlap (#)1	10% overlap (#) ¹	20% overlap (#) ¹
voltage_datalogger_adc0	1678211720_0	nan ± nan (0)	nan ± nan (0)	28.56 ± 0.0 (1)
voltage_datalogger_adc2	1678211720_0	13.41 ± 1.17 (2)	12.5 ± 2.08 (2)	12.13 ± 2.45 (2)
voltage_datalogger_afe	1678211720_0	nan ± nan (0)	59.33 ± 0.0 (1)	54.01 ± 5.32 (2)

 $^{^{\}rm 1}$ # indicates the number of layouts over which the mean \pm std was computed

2023-03-08 07:52 Page 3 of 3

training_sac_cuda_622:1678211720_1

Steps per trial = 200 Euclidean wirelength (w) = 6 Half perimeter wirelength (hpwl) = 2.0 Overlap (o) = 2.0

Estimated Wirelength (HPWL)

Mean over all trials in run //home/luke/work/rl_pcb/tests/04_training_sac_cu da/work/eval_testing_set/1678211720_1

pcb name	run	0% overlap (#)1	10% overlap (#) ¹	20% overlap (#) ¹
voltage_datalogger_adc0	1678211720_1	nan ± nan (0)	nan ± nan (0)	27.46 ± 1.67 (2)
voltage_datalogger_adc2	1678211720_1	15.28 ± 0.02 (2)	13.82 ± 0.92 (2)	12.81 ± 1.46 (2)
voltage_datalogger_afe	1678211720_1	nan ± nan (0)	49.21 ± 0.0 (1)	46.11 ± 3.1 (2)

 $^{^{1}}$ # indicates the number of layouts over which the mean \pm std was computed

Routed Wirelength

Mean over all trials in run //home/luke/work/rl_pcb/tests/04_training_sac_cu da/work/eval_testing_set/1678211720_1

pcb name	run	0% overlap (#)1	10% overlap (#) ¹	20% overlap (#) ¹
voltage_datalogger_adc0	1678211720_1	nan ± nan (0)	nan ± nan (0)	29.3 ± 1.89 (2)
voltage_datalogger_adc2	1678211720_1	15.58 ± 1.69 (2)	12.41 ± 0.7 (2)	11.66 ± 1.09 (2)
voltage_datalogger_afe	1678211720_1	nan ± nan (0)	46.46 ± 0.0 (1)	48.4 ± 1.94 (2)

 $^{^{\}rm 1}$ # indicates the number of layouts over which the mean \pm std was computed