2023-03-07 07:51 Page 1 of 3

## **Experiment Report**

Start of automated test report 2023-03-07 07:51:40 Author=luke@workstation obo Luke Vassallo

#### **Machine Information**

sysname=Linux nodename=workstation release=5.4.0-144-generic version=#161~18.04.1-Ubuntu SMP Fri Feb 10 15:55:22 UTC 2023 machine=x86\_64

CPU arch: X86\_64

CPU bits: 64

CPU brand: Intel(R) Core(TM) i7-10700K CPU @ 3.80GHz

CPU cores: 16

CPU base clock: 3.8000 GHz CPU boost clock: 4.4028 GHz System Memory: 62.64GB

Nvidia driver version: 470.161.03 Device 0: NVIDIA GeForce GTX 1080

Device 0: 7.93GB

## **Library Information**

python: 3.8.13

torch: 1.11.0+cu102

optuna: 3.1.0 numpy: 1.23.3 pandas: 1.5.3 matplotlib: 3.7.0 seaborn: 0.12.2

pcb library: generation of .pcb files.

Library version: 0.0.12 Library built with: C++14

Library built on: Mar 3 2023 23:10:31

netlist\_graph: Graph pre-processing library for PCB component placement.

Library version: 0.1.16 Library built with: C++14

Library built on: Mar 3 2023 23:10:32

2023-03-07 07:51 Page 2 of 3

# training\_td3\_cpu\_622:1678118952\_0

Steps per trial = 200 Euclidean wirelength (w) = 6 Half perimeter wirelength (hpwl) = 2.0 Overlap (o) = 2.0

### **Estimated Wirelength (HPWL)**

Mean over all trials in run //home/luke/work/rl\_pcb/tests/01\_training\_td3\_cp u/work/eval testing set/1678118952 0

pcb name	run	0% overlap (#)1	10% overlap (#) <sup>1</sup>	20% overlap (#) <sup>1</sup>
voltage_datalogger_adc0	1678118952_0	30.65 ± 1.96 (2)	30.65 ± 1.96 (2)	30.65 ± 1.96 (2)
voltage_datalogger_adc2	1678118952_0	15.54 ± 0.67 (2)	13.58 ± 1.92 (2)	13.16 ± 1.49 (2)

 $<sup>^{1}</sup>$  # indicates the number of layouts over which the mean  $\pm$  std was computed

### **Routed Wirelength**

Mean over all trials in run //home/luke/work/rl\_pcb/tests/01\_training\_td3\_cp u/work/eval testing set/1678118952 0

pcb name	run	0% overlap (#) <sup>1</sup>	10% overlap (#) <sup>1</sup>	20% overlap (#) <sup>1</sup>
voltage_datalogger_adc0	1678118952_0	37.6 ± 3.14 (2)	37.6 ± 3.14 (2)	37.6 ± 3.14 (2)
voltage_datalogger_adc2	1678118952_0	14.48 ± 2.41 (2)	13.98 ± 3.67 (2)	13.45 ± 3.14 (2)

 $<sup>^{\</sup>mbox{\scriptsize 1}}$  # indicates the number of layouts over which the mean  $\pm$  std was computed

2023-03-07 07:51 Page 3 of 3

# training\_td3\_cpu\_622:1678118952\_1

Steps per trial = 200 Euclidean wirelength (w) = 6 Half perimeter wirelength (hpwl) = 2.0 Overlap (o) = 2.0

#### **Estimated Wirelength (HPWL)**

Mean over all trials in run //home/luke/work/rl\_pcb/tests/01\_training\_td3\_cp u/work/eval\_testing\_set/1678118952\_1

pcb name	run	0% overlap (#)1	10% overlap (#) <sup>1</sup>	20% overlap (#) <sup>1</sup>
voltage_datalogger_adc0	1678118952_1	nan ± nan (0)	nan ± nan (0)	27.0 ± 0.0 (1)
voltage_datalogger_adc2	1678118952_1	29.81 ± 0.0 (1)	14.2 ± 0.12 (2)	13.32 ± 0.75 (2)

 $<sup>^{1}</sup>$  # indicates the number of layouts over which the mean  $\pm$  std was computed

#### **Routed Wirelength**

Mean over all trials in run //home/luke/work/rl\_pcb/tests/01\_training\_td3\_cp u/work/eval testing set/1678118952 1

pcb name	run	0% overlap (#) <sup>1</sup>	10% overlap (#) <sup>1</sup>	20% overlap (#) <sup>1</sup>
voltage_datalogger_adc0	1678118952_1	nan ± nan (0)	nan ± nan (0)	26.35 ± 0.0 (1)
voltage_datalogger_adc2	1678118952_1	22.59 ± 0.0 (1)	14.7 ± 3.34 (2)	14.11 ± 3.92 (2)

 $<sup>^{\</sup>mbox{\scriptsize 1}}$  # indicates the number of layouts over which the mean  $\pm$  std was computed