Team meeting 2/26/2025 * new microcontroller esp32-33-wroom-1-ulb

2/27/2025 Signal list




Figure 1: ESP32-S3-WROOM-1 Block Diagram




Figure 3: Pin Layout (Top View)

* SP12 + SP13 are general purpose, 0 + 1 are used by esp32

pins can be chosen from any GPIOs via GPIO matrix

interface 4c recommended via 10 MUX

https://www.espressif.com/sites/default/files/documentation/esp32-s3_datasheet_en.pdf#cd-pins-io-mux-gpio

Table 4: Default Configuration of Strapping Pins

Strapping Pin	Default Configuration	Bit Value
GPI00	Weak pull-up	1
GPIO3	Floating	-
GPIO45	Weak pull-down	0
GPI046	Weak pull-down	0

The default values of the strapping pins, namely the logic levels, are determined by pins' internal weak pull-up/pull-down resistors at reset if the pins are not connected to any circuit, or connected to an external high-impedance circuit.

GPIO0 and GPIO46 control the boot mode after the reset is released. See Table 6 Chip Boot Mode Control

Table 6: Chip Boot Mode Control

Boot Mode	GPI00	GPI046
SPI Boot	1	Any value
Joint Download Boot ²	0	0

* 46 comes pulled down to 0

• USB Download Boot:

- OOD DOWNIONG BOOK.
 - USB-Serial-JTAG Download Boot
 - USB-OTG Download Boot
- UART Download Boot

In SPI Boot mode, the ROM bootloader loads and executes the program from SPI flash to boot the system.

In Joint Download Boot mode, users can download binary files into flash using UARTO or USB interface. It is also possible to download binary files into SRAM and execute it from SRAM.

9 Peripheral Schematics

This is the typical application circuit of the module connected with peripheral components (for example, power supply, antenna, reset button, JTAG interface, and UART interface).




Figure 7: Peripheral Schematics

¹ **Bold** marks the default value and configura-

² Joint Download Boot mode supports the following download methods: