

# **W2022 Siemens ADCs**

## ***Lab 4***


**Sample&Hold circuits in Cadence Virtuoso**

## Contents


Part I:S&H Artifacts: .....	3
Timing diagram of VSIG,VTH&VSH:.....	3
FFT for VSH:.....	3
Comparing between results :.....	4
Commenting on the results : .....	4
Part II:Bottom Plate Sampling :.....	5
The schematic : .....	5
Timing Diagram between VSIG,VX,VY&VSH: .....	5
FFT of VSH: .....	5
Comparing between results :.....	6
Commenting on the results : .....	6
Part III: Fully Differential Operation:.....	7
The Schematic : .....	7
Timing Diagram between VSIG,VX,VY&VSH: .....	7
Output of VSH&VSHCM vs time:.....	7
Commenting on the output: .....	7
FFT of VSHP &VSH:.....	8
1: for VSH .....	8
2: for VSHP : .....	8
Comparing between results :.....	9
Commenting on the Results:.....	9

## Part I:S&H Artifacts:


The schematic:



Timing diagram of  $V_{SIG}$ ,  $V_{TH}$  &  $V_{SH}$ :



FFT for  $V_{SH}$ :



Comparing between results :

<b>P.O.C</b>	<b>With TG(lab 4)</b>	<b>With Ideal witch (lab 2)</b>
<b>ENOB</b>	9.627	27.61
<b>SINAD(dB)</b>	59.71	168.004
<b>SNR(dB)</b>	71.83	169.95
<b>SFDR(dBF)</b>	60.933	175.288
<b>THD(dB)</b>	-59.984	-172.07718
<b>Signal Power(dB)</b>	-5.898	-6.02
<b>DC Power(dB)</b>	0.0228	7.02e-13


Commenting on the results :

We notice that the ENOB has been toughly degraded when we use practical switch rather the ideal switch, also SNR,SFDR,SINADand THD have been degraded but the signal power is almost the same but the DC Power has been increased ,all these bad effects are due to the non-ideality of the transmission gate and we will try to reduce these effects with some techniques as Bottom Plate Sampling .


Note: signal and DC powers are in Amplitude values not rms.

## Part II:Bottom Plate Sampling :


The schematic :



Timing Diagram between  $V_{SIG}$ ,  $V_X$ ,  $V_Y$  &  $V_{SH}$ :



FFT of  $V_{SH}$ :



Comparing between results :

<b>P.O.C</b>	<b>With TG(part 1)</b>	<b>With Bottom plate (part 2)</b>
<b>ENOB</b>	9.627	12.59
<b>SINAD(dB)</b>	59.71	77.601
<b>SNR(dB)</b>	71.83	89.188
<b>SFDR(dBF)</b>	60.933	77.91
<b>THD(dB)</b>	-59.984	-77.901
<b>Signal Power(dB)</b>	-5.898	-6.94
<b>DC Power(dB)</b>	-0.0228	-0.0886

Commenting on the results :


We notice that the ENOB has been improved significantly when we use the technique of Bottom Plate Sampling rather the Transmission Gate, also SNR,SFDR,SINADand THD have been improved.

All this improvement of the specs is due to improvement the Non-Linearity as the error of bottom Plate Sampling is independent on  $V_{in}$  so the error isn't no more toughly non-linear so our specs has been improved except for that the input signal has been attenuated due to this technique .


Note: signal and DC powers are in Amplitude values not rms.

## Part III: Fully Differential Operation:

The Schematic :



Output of VSH&VSHCM vs time:




Commenting on the output:


We notice from the output that in  $V_{outd}$  the Swing has been doubled and this is a property of differential circuit, also the swing of the Common Mode output is very small, this is another advantage of fully differential circuit as it rejects the common mode signals so the effect of common mode noise is reduced .

FFT of VSHP & VSH:

1: for VSH



2: for VSHP :





Comparing between results :

<b>P.O.C</b>	<b>VSH</b>	<b>VSPH</b>
<b>ENOB</b>	15.119	11.7
<b>SINAD(dB)</b>	92.779	72.429
<b>SNR(dB)</b>	109.788	100.506
<b>SFDR(dBF)</b>	93.156885	72.4831
<b>THD(dB)</b>	-92.8629	-72.4361
<b>Signal Power(dB)</b>	-5.099	-0.921
<b>DC Power(dB)</b>	-161.385	-0.087
<b>2<sup>nd</sup> harmonic Power(dB)</b>	-88.05	-73.4

Commenting on the Results:

We notice that the specs in VSH has been improved more than that in VSPH as after we output the fully differential ENOB improved and the Common mode noise rejected so every specs improved.

Note :Part VI is optionally ...