


RISC-V Pipeline Hazard Architecture

Name: Khaled Mahoud Taher Fathallah Mohamed Elkorany

Track: Digital IC Design New Capital

Number: 12

Block Diagram Of The Architecture



Verilog Code

Adder Module

```
1  module Adder_Risc(A, B, C, Y);
2      //Input and Output Declaration
3      input [31:0] A, B;
4      input C;
5      output [31:0] Y;
6
7      //code
8      assign Y = A + B + C;
9
10  endmodule
```

F dash to F flip flop

```
1  module ff_F_dash2F (clk, rst, StallF, PCF_dash, PCF);
2      //Input and Output Declaration
3      input clk, rst, StallF;
4      input [31:0] PCF_dash;
5      output reg [31:0] PCF;
6
7      //Code
8      always @(posedge clk) begin
9          if (rst == 1'b1) begin
10             PCF <= 32'h0000_0000;
11         end
12         else begin
13             if (StallF == 1'b0) begin
14                 PCF <= PCF_dash;
15             end
16             else begin
17                 PCF <= PCF;
18             end
19         end
20     end
21 endmodule
```

ALU Module

```
1  module ALU(A, B, ALUcontrol, ALUout, Zero);
2      //Input an Output Declaration
3      input [31:0] A;
4      input [31:0] B;
5      input [2:0] ALUcontrol;
6      output reg [31:0] ALUout;
7      output reg Zero;
8
9      //signal Declaration
10     wire [31:0] B_dash;
11     wire [31:0] adder_out;
12
13     //Code
14     assign B_dash = (ALUcontrol[0] == 1'b1)? ~B : B;
15     Adder_Risc Adder_Risc_instance(A, B_dash, ALUcontrol[0], adder_out);
16
17     always @(*)
18     begin
19         case(ALUcontrol)
20             3'b000:    ALUout = adder_out;
21             3'b001:    ALUout = adder_out;
22             3'b010:    ALUout = A & B;
23             3'b011:    ALUout = A | B;
24             3'b101:    ALUout = {{31{1'b0}}, adder_out[31]};
25             default:    ALUout = adder_out;
26         endcase
27
28         if (ALUout == 31'h0000_0000)
29             Zero = 1'b1;
30         else
31             Zero = 1'b0;
32     end
33 endmodule
```

Extend

```
1 module Extend(Imm, ImmSrc, ImmExt);
2     //Input and Output Declaration
3     input [31:7] Imm;
4     input [1:0] ImmSrc;
5     output reg [31:0] ImmExt;
6
7     //Code
8     always @(*) begin
9         case(ImmSrc)
10             3'b00: ImmExt = {{20{Imm[31]}}, Imm[31:20]};
11             3'b01: ImmExt = {{20{Imm[31]}}, Imm[31:25], Imm[11:7]};
12             3'b10: ImmExt = {{20{Imm[31]}}, Imm[7], Imm[30:25], Imm[11:8], 1'b0};
13             3'b11: ImmExt = {{12{Imm[31]}}, Imm[19:12], Imm[20], Imm[30:21], 1'b0};
14             default: ImmExt = {{20{Imm[31]}}, Imm[31:20]};
15         endcase
16     end
17 endmodule
```

Register File

```
1 module Register_File (clk, Addr1, Addr2, Addr3, WD3, WE3, RD1, RD2);
2     //Input and Output Declaration
3     input clk, WE3;
4     input [4:0] Addr1, Addr2, Addr3;
5     input [31:0] WD3;
6     output [31:0] RD1, RD2;
7
8     //Signal Declaration
9     reg [31:0] rom [0:31];
10
11     //Initialize Register File with zeros
12     initial begin
13         $readmemh("initialization.txt", rom);
14     end
15
16     //Write Data when Enable equals 1 in falling edge
17     always @(negedge clk) begin
18         if (WE3 == 1'b1)begin
19             rom[Addr3] <= WD3;
20         end
21         else begin
22             rom[Addr3] <= rom[Addr3];
23         end
24     end
25
26     //Reading Data
27     assign RD1 = (Addr1 == 32'h0000_0000)? 32'h0000_0000 : rom[Addr1];
28     assign RD2 = (Addr2 == 32'h0000_0000)? 32'h0000_0000 : rom[Addr2];
29 endmodule
```

F to D flip flop

```
1 module ff_F2D (clk, InstructionF, PCF, PCPlus4F, StallD, FlushD, InstructionD, PCD, PCPlus4D);
2     //Input and Output Declaration
3     input clk, StallD, FlushD;
4     input [31:0] InstructionF, PCF, PCPlus4F;
5     output reg [31:0] InstructionD, PCD, PCPlus4D;
6
7     //Code
8     always @(posedge clk) begin
9         if (FlushD == 1'b1) begin
10             | {InstructionD, PCD, PCPlus4D} <= 0;
11         end
12         else if (StallD == 1'b0) begin
13             | {InstructionD, PCD, PCPlus4D} <= {InstructionF, PCF, PCPlus4F};
14         end
15         else begin
16             | {InstructionD, PCD, PCPlus4D} <= {InstructionD, PCD, PCPlus4D};
17         end
18     end
19 endmodule
```

D to E flip flop

```
1 module ff_D2E_hazard (clk, RegWriteD, ResultSrcD, MemWriteD, JumpD, BranchD, Func3_0D, ALUSrcD, RD1D, RD2D, PCD, RdD, ImmExtD, PCPlus4D, PctargetSrcD, Rs1D,
2     | Rs2D, FlushE, RegWriteE, ResultSrcE, MemWriteE, JumpE, BranchE, Func3_0E, ALUSrcE, RD1E, RD2E, PCE, RdE, ImmExtE, PCPlus4E, PctargetSrcE, Rs1E, Rs2E);
3     //Input and Output Declaration
4     input clk, RegWriteD, MemWriteD, JumpD, BranchD, Func3_0D, ALUSrcD, PctargetSrcD, FlushE;
5     input [31:0] RD1D, RD2D, PCD, ImmExtD, PCPlus4D;
6     input [4:0] RdD, Rs1D, Rs2D;
7     input [1:0] ResultSrcD;
8     input [2:0] ALUSrcD;
9     output reg RegWriteE, MemWriteE, JumpE, BranchE, Func3_0E, ALUSrcE, PctargetSrcE;
10    output reg [31:0] RD1E, RD2E, PCE, ImmExtE, PCPlus4E;
11    output reg [4:0] RdE, Rs1E, Rs2E;
12    output reg [1:0] ResultSrcE;
13    output reg [2:0] ALUSrcE;
14
15    //Code
16    always @(posedge clk) begin
17        if (FlushE == 1'b0) begin
18            | {RegWriteE, MemWriteE, JumpE, BranchE, Func3_0E, ALUSrcE, ResultSrcE, ALUSrcE} <=
19            | {RegWriteD, MemWriteD, JumpD, BranchD, Func3_0D, ALUSrcD, ResultSrcD, ALUSrcD};
20
21            | {RD1E, RD2E, PCE, ImmExtE, PCPlus4E, RdE, Rs1E, Rs2E, PctargetSrcE} <=
22            | {RD1D, RD2D, PCD, ImmExtD, PCPlus4D, RdD, Rs1D, Rs2D, PctargetSrcD};
23        end
24        else begin
25            | {RegWriteE, MemWriteE, JumpE, BranchE, Func3_0E, ALUSrcE, ResultSrcE, ALUSrcE} <= 0;
26            | {RD1E, RD2E, PCE, ImmExtE, PCPlus4E, RdE, Rs1E, Rs2E, PctargetSrcE} <= 0;
27        end
28    end
29
30 endmodule
```

E to M flip flop

```
1 module ff_E2M (clk, RegWriteE, ResultSrcE, MemWriteE, ALUoutE, RD2E, RdE, PCPlus4E,  
2               |   |   |   RegWriteM, ResultSrcM, MemWriteM, ALUoutM, RD2M, RdM, PCPlus4M);  
3     //Input and Output Declaration  
4     input clk, RegWriteE, MemWriteE;  
5     input [31:0] ALUoutE, RD2E, PCPlus4E;  
6     input [4:0] RdE;  
7     input [1:0] ResultSrcE;  
8     output reg RegWriteM, MemWriteM;  
9     output reg [31:0] ALUoutM, RD2M, PCPlus4M;  
10    output reg [4:0] RdM;  
11    output reg [1:0] ResultSrcM;  
12  
13    //Code  
14    always @(posedge clk) begin  
15        {RegWriteM, ResultSrcM, MemWriteM, ALUoutM, RD2M, RdM, PCPlus4M} <=  
16        {RegWriteE, ResultSrcE, MemWriteE, ALUoutE, RD2E, RdE, PCPlus4E};  
17    end  
18 endmodule
```

M to W flip flop

```
1 module ff_M2W (clk, RegWriteM, ResultSrcM, ALUoutM, Mem_RDM, RdM, PCPlus4M,  
2               |   |   |   RegWriteW, ResultSrcW, ALUoutW, Mem_RDW, RdW, PCPlus4W);  
3     //Input and Output Declaration  
4     input clk, RegWriteM;  
5     input [31:0] ALUoutM, Mem_RDM, PCPlus4M;  
6     input [4:0] RdM;  
7     input [1:0] ResultSrcM;  
8     output reg RegWriteW;  
9     output reg [31:0] ALUoutW, Mem_RDW, PCPlus4W;  
10    output reg [4:0] RdW;  
11    output reg [1:0] ResultSrcW;  
12  
13    //Code  
14    always @(posedge clk) begin  
15        {RegWriteW, ResultSrcW, ALUoutW, Mem_RDW, RdW, PCPlus4W} <=  
16        {RegWriteM, ResultSrcM, ALUoutM, Mem_RDM, RdM, PCPlus4M};  
17    end  
18 endmodule
```

Data Path

```
1 module DataPath(clk, rst, BranchD, JumpD, MemWriteD, ALUSrcD, RegWriteD, PctargetSrcD, ResultSrcD, ImmSrcD, ALUControlD,
2 InstructionF, Mem_RDW, ALUoutM, StallD, StallF, FlushD, FlushE, ForwardAE, ForwardBE, Rs1E, Rs2E,
3 RdE, RdM, RdW, RegWriteM, RegWriteW, ResultSrcE_0, PCSrcE, InstructionD, MemWriteM, PCF, RD2_Reg_File_aft_muxM);
4 //Input and Output Declaration
5 input clk, rst, BranchD, JumpD, MemWriteD, ALUSrcD, RegWriteD, PctargetSrcD, StallD, StallF, FlushD, FlushE;
6 input [1:0] ResultSrcD, ImmSrcD, ForwardAE, ForwardBE;
7 input [2:0] ALUControlD;
8 input [31:0] InstructionF, Mem_RDW;
9 output ResultSrcE_0, PCSrcE, RegWriteM, RegWriteW, MemWriteM;
10 output [31:0] ALUoutM, RD2_Reg_File_aft_muxM, InstructionD;
11 output reg [31:0] PCF;
12 output reg [4:0] Rs1E, Rs2E, RdE, RdM, RdW;
13
14 //Signal Declaration
15 wire [31:0] ResultW, RD1_Reg_FileD, RD2_Reg_FileD, PCPlus4F, ImmExtE, SrcA_PCTargetE, PCTargetE, ImmExtD, RD1_Reg_File_aft_muxE,
16 B_ALUE, ALUoutE, RD1_Reg_FileE, RD2_Reg_File_aft_muxE, RD2_Reg_FileE, PCE, ALUoutW, Mem_RDW, PCPlus4W, PCF_dash, PCD, PCPlus4D, PCPlus4E, PCPlus4M;
17 wire [4:0] RdW;
18 wire [2:0] ALUControlE;
19 wire [1:0] ResultSrcW, ResultSrcE, ResultSrcM;
20 wire PctargetSrcE, ALUSrcE, Func3_0E, BranchE, JumpE, RegWriteE, MemWriteE;
21
22 //Modules Instanciation
23 Register_File Register_File_instance(clk, InstructionD[19:15], InstructionD[24:20], RdW, ResultW, RegWriteW, RD1_Reg_FileD, RD2_Reg_FileD);
24 Adder_Risc Adder_PCPlus4_instance(PCF, 32'h0000_0004, 1'b0, PCPlus4F);
25 Adder_Risc Adder_PCTarget_instance(ImmExtE, SrcA_PCTargetE, 1'b0, PCTargetE);
26 Extend Extend_instance(InstructionD[31:7], ImmSrcD, ImmExtD);
27 ALU ALU_instance(RD1_Reg_File_aft_muxE, B_ALUE, ALUControlE, ALUoutE, ZeroE);
28
29 //Muxs and selecting Bus depending on control signals
30 assign RD1_Reg_File_aft_muxE = (ForwardAE == 2'b00)? RD1_Reg_FileE :
31 (ForwardAE == 2'b01)? ResultW :
32 (ForwardAE == 2'b10)? ALUoutM : RD1_Reg_FileE;
33
34 assign RD2_Reg_File_aft_muxE = (ForwardBE == 2'b00)? RD2_Reg_FileE :
35 (ForwardBE == 2'b01)? ResultW :
36 (ForwardBE == 2'b10)? ALUoutM : RD2_Reg_FileE;
37
38 assign SrcA_PCTargetE = (PctargetSrcE == 1'b0)? PCE : RD1_Reg_FileE;
39 assign B_ALUE = (ALUSrcE == 1'b0)? RD2_Reg_File_aft_muxE : ImmExtE;
40
41 assign ResultW =
42 (ResultSrcW == 2'b00)? ALUoutW :
43 (ResultSrcW == 2'b01)? Mem_RDW :
44 (ResultSrcW == 2'b10)? PCPlus4W : ALUoutW;
45
46 assign PCF_dash = (PCSrcE == 1'b0)? PCPlus4F : PCTargetE;
47 assign PCSrcE = (((Func3_0E[0] ^ ZeroE) & BranchE) | JumpE);
48 assign ResultSrcE_0 = ResultSrcE[0];
49
50
51 //Flip Flop Instanciation
52 ff_F_dash2F ff_F_dash2F_instance(clk, rst, StallF, PCF_dash, PCF);
53 ff_F2D ff_F2D_instance(clk, InstructionF, PCF, PCPlus4F, StallD, FlushD, InstructionD, PCD, PCPlus4D);
54 ff_D2E_hazard ff_D2E_hazard_instance(clk, RegWriteD, ResultSrcD, MemWriteD, JumpD, BranchD, InstructionD[12], ALUControlD, ALUSrcD, RD1_Reg_FileD,
55 | RD2_Reg_FileD, PCD, InstructionD[11:7], ImmExtD, PCPlus4D, PctargetSrcD, InstructionD[19:15], InstructionD[24:20], FlushE, RegWriteE, ResultSrcE,
56 | MemWriteE, JumpE, BranchE, Func3_0E, ALUControlE, ALUSrcE, RD1_Reg_FileE, RD2_Reg_FileE, PCE, RdE, ImmExtE, PCPlus4E, PctargetSrcE, Rs1E, Rs2E);
57 ff_E2M ff_E2M_instance(clk, RegWriteE, ResultSrcE, MemWriteE, ALUoutE, RD2_Reg_File_aft_muxE, RdE, PCPlus4E, RegWriteM, ResultSrcM, MemWriteM, ALUoutM,
58 | RD2_Reg_File_aft_muxM, RdM, PCPlus4M);
59 ff_M2W ff_M2W_instance(clk, RegWriteM, ResultSrcM, ALUoutM, Mem_RDW, RdM, PCPlus4M, RegWriteW, ResultSrcW, ALUoutW, Mem_RDW, RdW, PCPlus4W);
60 endmodule
```


Control Unit

D: > New folder (2) > cpu.v

```
1 module control_logic (rst, OpD, Func3D, Func7D, BranchD, JumpD, ResultSrcD, MemWriteD, ALUSrcD, ImmSrcD, RegWriteD, ALUControlD, PctargetSrcD);
2 //Input and Output Declaration
3 input [6:0] OpD;
4 input [2:0] Func3D;
5 input Func7D, rst;
6 output reg MemWriteD, ALUSrcD, RegWriteD, PctargetSrcD, BranchD, JumpD;
7 output reg [1:0] ResultSrcD, ImmSrcD;
8 output reg [2:0] ALUControlD;
9
10 //Signal Declaration
11 wire [1:0] selD;
12 reg [1:0] ALUOpD;
13
14 //Code
15 assign selD = {OpD[5], Func7D};
16 localparam Lw = 7'b0000011, Sw = 7'b0100011, JalR = 7'b1100111, Jal = 7'b1101111, B_Type = 7'b1100011, I_Type = 7'b0010011, R_Type = 7'b0000011;
17
18 //Main Decoder
19 always @(*) begin
20     if (rst == 1'b1) begin
21         {ALUOpD, RegWriteD, ImmSrcD, ALUSrcD, MemWriteD, ResultSrcD, BranchD, JumpD, PctargetSrcD} = 12'b10_1_00_0_0_00_0_0_0;
22     end
23     else begin
24         case (OpD)
25             Lw: {ALUOpD, RegWriteD, ImmSrcD, ALUSrcD, MemWriteD, ResultSrcD, BranchD, JumpD, PctargetSrcD} = 12'b00_1_00_1_0_01_0_0_0;
26             Sw: {ALUOpD, RegWriteD, ImmSrcD, ALUSrcD, MemWriteD, ResultSrcD, BranchD, JumpD, PctargetSrcD} = 12'b00_0_01_1_1_00_0_0_0;
27             JalR: {ALUOpD, RegWriteD, ImmSrcD, ALUSrcD, MemWriteD, ResultSrcD, BranchD, JumpD, PctargetSrcD} = 12'b00_1_00_0_0_10_0_1_1;
28             Jal: {ALUOpD, RegWriteD, ImmSrcD, ALUSrcD, MemWriteD, ResultSrcD, BranchD, JumpD, PctargetSrcD} = 12'b00_1_11_1_0_10_0_1_0;
29             B_Type: {ALUOpD, RegWriteD, ImmSrcD, ALUSrcD, MemWriteD, ResultSrcD, BranchD, JumpD, PctargetSrcD} = 12'b01_0_10_0_0_00_1_0_0;
30             I_Type: {ALUOpD, RegWriteD, ImmSrcD, ALUSrcD, MemWriteD, ResultSrcD, BranchD, JumpD, PctargetSrcD} = 12'b10_1_00_1_0_00_0_0_0;
31             R_Type: {ALUOpD, RegWriteD, ImmSrcD, ALUSrcD, MemWriteD, ResultSrcD, BranchD, JumpD, PctargetSrcD} = 12'b10_1_00_0_0_00_0_0_0;
32             default: {ALUOpD, RegWriteD, ImmSrcD, ALUSrcD, MemWriteD, ResultSrcD, BranchD, JumpD, PctargetSrcD} = 12'b10_1_00_0_0_00_0_0_0;
33         endcase
34     end
35 end
36
37 //ALU Decoder
38 always @(*) begin
39     case (ALUOpD)
40         2'b00: ALUControlD = 3'b000;
41         2'b01: ALUControlD = 3'b001;
42         2'b10: begin
43             case (Func3D)
44                 3'b000: begin
45                     if (selD == 2'b11) begin
46                         ALUControlD = 3'b001;
47                     end
48                     else begin
49                         ALUControlD = 3'b000;
50                     end
51                 end
52                 3'b010: ALUControlD = 3'b101;
53                 3'b110: ALUControlD = 3'b011;
54                 3'b111: ALUControlD = 3'b010;
55                 default: ALUControlD = 3'b000;
56             endcase
57         end
58         default: ALUControlD = 3'b000;
59     endcase
60 end
61 endmodule
```

Hazard Unit

```
1 module Hazard_control (rst, Rs1E, Rs2E, Rs1D, Rs2D, RdM, RdW, RdE, RegWriteM, RegWriteW, ResultSrcE_0, PcsrE, ForwardAE, ForwardBE, FlushE, StallD, StallF, FlushD);
2 input [4:0] Rs1E, Rs2E, Rs1D, Rs2D, RdM, RdW, RdE;
3 input RegWriteM, RegWriteW, ResultSrcE_0, PcsrE, rst;
4 output reg [1:0] ForwardAE, ForwardBE;
5 output reg FlushE, StallD, StallF, FlushD;
6
7 always @(*) begin
8     if (rst == 1'b1) begin
9         ForwardAE = 2'b00;
10    end
11    else begin
12        if (((Rs1E == RdM) && (RegWriteM == 1'b1)) && (Rs1E != 1'b0))
13            ForwardAE = 2'b10;
14        else if (((Rs1E == RdW) && (RegWriteW == 1'b1)) && (Rs1E != 1'b0))
15            ForwardAE = 2'b01;
16        else
17            ForwardAE = 2'b00;
18    end
19 end
20
21 always @(*) begin
22     if (rst == 1'b1) begin
23         ForwardBE = 2'b00;
24     end
25     else begin
26         if (((Rs2E == RdM) && (RegWriteM == 1'b1)) && (Rs2E != 1'b0))
27             ForwardBE = 2'b10;
28         else if (((Rs2E == RdW) && (RegWriteW == 1'b1)) && (Rs2E != 1'b0))
29             ForwardBE = 2'b01;
30         else
31             ForwardBE = 2'b00;
32     end
33 end
34
```

```
35 always @(*) begin
36     if (rst == 1'b1) begin
37         {StallD, StallF} = 2'b00;
38     end
39     else begin
40         if (((Rs1D == RdE) || (Rs2D == RdE)) && (ResultSrcE_0 == 1'b1))
41             {StallD, StallF} = 2'b11;
42         else
43             {StallD, StallF} = 2'b00;
44     end
45 end
46
47 always @(*) begin
48     if (rst == 1'b1) begin
49         FlushE = 1'b0;
50         FlushD = 1'b0;
51     end
52     else begin
53         FlushD = PcsrE;
54         if ((StallD == 1'b1) || (PcsrE == 1'b1))
55             FlushE = 1'b1;
56         else
57             FlushE = 1'b0;
58     end
59 end
60 endmodule
```

Top Module

```
1 module Top(clk, rst, InstructionF, Mem_RDM, MemWriteM, PCF, ALUoutM, RD2_Reg_File_aft_muxM);
2 //Input and Output Declaration
3 input clk, rst;
4 input [31:0] InstructionF, Mem_RDM;
5 output MemWriteM;
6 output [31:0] PCF, ALUoutM, RD2_Reg_File_aft_muxM;
7
8 //Signal Declaration
9 wire [31:0] InstructionD;
10 wire PCSrcE, RegWriteM, RegWriteW, ResultSrcE_0, FlushE, StallD, StallF, FlushD, PctargetSrcD, RegWriteD, ALUSrcD, MemWriteD, BranchD, JumpD;
11 wire [1:0] ForwardAE, ForwardBE, ImmSrcD, ResultSrcD;
12 wire [2:0] ALUControlD;
13 wire [4:0] Rs1E, Rs2E, RdM, RdW, RdE;
14
15 //Modules Instanciation
16 DataPath DataPath_inst(clk, rst, BranchD, JumpD, MemWriteD, ALUSrcD, RegWriteD, PctargetSrcD, ResultSrcD, ImmSrcD, ALUControlD, InstructionF, Mem_RDM,
17 ALUoutM, StallD, StallF, FlushD, FlushE, ForwardAE, ForwardBE, Rs1E, Rs2E, RdE, RdM, RdW, RegWriteM, RegWriteW, ResultSrcE_0, PCSrcE, InstructionD,
18 MemWriteM, PCF, RD2_Reg_File_aft_muxM);
19 control_logic control_logic_inst(rst, InstructionD[6:0], InstructionD[14:12], InstructionD[30], BranchD, JumpD, ResultSrcD, MemWriteD, ALUSrcD, ImmSrcD,
20 RegWriteD, ALUControlD, PctargetSrcD);
21 Hazard_control Hazard_control_instance(rst, Rs1E, Rs2E, InstructionD[19:15], InstructionD[24:20], RdM, RdW, RdE, RegWriteM, RegWriteW, ResultSrcE_0, PCSrcE,
22 ForwardAE, ForwardBE, FlushE, StallD, StallF, FlushD);
23 endmodule
```

TestBench

```
1 module RISCv_tb();
2 //Signal Declaration
3 reg clk, rst;
4 wire [31:0] Instruction, RD_Memory, ALUout, RD2_Reg_File, PC;
5 wire MemWrite;
6
7 //Modules Instanciation
8 Top Top_instance(clk, rst, Instruction, RD_Memory, MemWrite, PC, ALUout, RD2_Reg_File);
9 Instruction_Mem Instruction_Mem_instance(PC, Instruction);
10 Data_Mem Data_Mem_instance(clk, ALUout, RD2_Reg_File, MemWrite, RD_Memory);
11
12 // clock generation
13 initial begin
14 clk = 1'b0;
15 forever #5 clk = ~clk;
16 end
17
18 // rst the system in the beginning
19 initial begin
20 rst = 1'b1;
21 #20 rst = ~rst;
22 end
23 endmodule
```

Instruction Memory

```
1  module Instruction_Mem (Address, Instruction);
2      //Input and Output Declaration
3      input [31:0] Address;
4      output [31:0] Instruction;
5
6      //Signal Declaration
7      wire [31:0] Addr;
8      reg [31:0] rom [0:255];
9
10     //Divide External Address Bus by four
11     assign Addr = {24'h000000, Address[9:2]};
12
13     //Read Instruction
14     assign Instruction = rom[Addr];
15
16     //Load Memory with Machine Code
17     initial begin
18         |    $readmemh("mem_hex.txt", rom);
19     end
20 endmodule
```

Data Memory

```
1  module Data_Mem (clk, Addr, WD, WE, RD);
2      //Input and Output Declaration
3      input clk, WE;
4      input [31:0] Addr, WD;
5      output reg [31:0] RD;
6
7      //Signal Declaration
8      wire [31:0] Addr1;
9      reg [31:0] rom [0:255];
10
11     //Divide External Address Bus by Four (Word Accessable)
12     assign Addr1 = {24'h000000, Addr[9:2]};
13
14     //Initialize Data Memory with zeros
15     initial begin
16         $readmemh("initialization.txt", rom);
17     end
18
19     //Read Data
20     always @(*) begin
21         RD = rom[Addr1];
22     end
23
24     // Write Data when Enable equals 1 in falling edge of clk
25     always @(negedge clk) begin
26         if (WE == 1'b1)begin
27             rom[Addr1] <= WD;
28         end
29         else begin
30             rom[Addr1] <= rom[Addr1];
31         end
32     end
33 endmodule
```

Assembly Code

```
main: addi x2, x0, 5    # x2 = 5 0 00500113
      addi x3, x0, 12   # x3 = 12 4 00C00193
      addi x7, x3, -9   # x7 = (12 - 9) = 3 8 FF718393
      or x4, x7, x2     # x4 = (3 OR 5) = 7 C 0023E233
      and x5, x3, x4    # x5 = (12 AND 7) = 4 10 0041F2B3
      add x5, x5, x4    # x5 = 4 + 7 = 11 14 004282B3
      beq x5, x7, end   # shouldn't be taken 18 02728863
      #slt x4, x3, x4   # x4 = (12 < 7) = 0 1C 0041A233
      beq x4, x0, around # should be taken 20 00020463
      addi x5, x0, 0    # shouldn't execute 24 00000293
      around: #slt x4, x7, x2 # x4 = (3 < 5) = 1 28 0023A233
      add x7, x4, x5    # x7 = (1 + 11) = 12 2C 005203B3
      sub x7, x7, x2    # x7 = (12 - 5) = 7 30 402383B3
      sw x7, 84(x3)     # [96] = 7 34 0471AA23
      lw x2, 96(x0)     # x2 = [96] = 7 38 06002103
      add x9, x2, x5    # x9 = (7 + 11) = 18 3C 005104B3
      jal x3, end       # jump to end, x3 = 0x44 40 008001EF
      addi x2, x0, 1    # shouldn't execute 44 00100113
      end: add x2, x2, x9 # x2 = (7 + 18) = 25 48
      sw x2, 0x20(x3)   # [100] = 25 0221A023
      done: beq x2, x2, done # infinite loop 50 00210063
```

Machine Code

0x00500113	0x00C00193	0xFF718393	0x0023E233	0x0041F2B3
0x004282B3	0x02728463	0x00020463	0x00000293	0x005203B3
0x402383B3	0x0471AA23	0x06002103	0x005104B3	0x008001EF
0x00100113	0x00910133	0x0221A023	0x00210063	

Output

