



RISC-V Pipeline Hazard Architecture (STA & Synthesis)

Name: Khaled Mahoud Taher Fathallah Mohamed Elkorany

Track: Digital IC Design New Capital

Number: 12

Run Script

```
1 set design name "Top"
2 file mkdir ../${design name}
3 file mkdir ../${design name}/outputs/
 4 file mkdir ../${design name}/reports/
 5 analyze -library WORK -format verilog "../src/${design name}.v"
 6 elaborate ${design name} -library WORK
7 link
8 source ../cons/const.tcl
9 write -f ddc -hierarchy -output ../${design name}/outputs/unmapped ${design name}.ddc
10 compile ultra -exact map
11 report area > ../${design name}/reports/synth area.rpt
12 report cell > ../${design name}/reports/synth cells.rpt
13 report qor > ../${design name}/reports/synth qor.rpt
14 report resources > ../${design name}/reports/synth resources.rpt
15 report timing -max paths 10 > ../${design name}/reports/synth timing.rpt
16 report qor > ../${design name}/reports/synth qor.rpt
17 write sdc ../${design name}/outputs/${design name}.sdc
18 define name rules no case -case insensitive
19 change_names -rule no_case -hierarchy
20 change_names -rule verilog -hierarchy
21 set verilogout no tri
22 set verilogout equation false
23 write -f ddc -hierarchy -output ../${design name}/outputs/${design name}.ddc
24 write sdf "../${design name}/outputs/${design name}.sdf"
25 write -hierarchy -format verilog -output ../${design name}/outputs/syn ${design name}.v
```

Constrain File

```
1 set_max_delay .1 -from [all_inputs] -to [all_outputs]
2 create_clock -name clk -period 1.6 [get_ports clk]
3 set_clock_uncertainty 0.1 [get_clocks ]
4 set_input_delay -max 0.05 -clock [get_clocks clk] [remove_from_collection [all_inputs] [get_ports clk]]
5 set_output_delay -max 0.1 -clock clk [all_outputs]
```

Setup File

```
1 set library_name "NangateOpenCellLibrary_ssOp95vn4Oc"
2 set search_path "/home/IC/Desktop/khaled_taher/library"
3 set link_library "* /home/IC/Desktop/khaled_taher/library/${library_name}.db"
4 set target_library "/home/IC/Desktop/khaled_taher/library/${library_name}.db"
5 |
```

Time Report

```
16
17
    Startpoint: DataPath inst/ff m2w instance/RdW reg[0]
18
                (rising edge-triggered flip-flop clocked by clk)
19
    Endpoint: DataPath inst/Register File instance/rom reg[19][0]
20
              (rising edge-triggered flip-flop clocked by clk')
21
    Path Group: clk
22
    Path Type: max
23
                                             Library
24
    Des/Clust/Port
                       Wire Load Model
25
26
    Top
                       5K hvratio 1 1 NangateOpenCellLibrary ssOp95vn40c
27
28
    Point
                                                                        Path
29
30
    clock clk (rise edge)
                                                             0.00
                                                                        0.00
31
    clock network delay (ideal)
                                                             0.00
                                                                        0.00
    DataPath_inst/ff_m2w_instance/RdW_reg[0]/CK (DFF_X1)
32
33
                                                                        0.00 r
                                                             0.00
34
    DataPath inst/ff m2w instance/RdW reg[0]/Q (DFF X1)
                                                             0.09
                                                                       0.09 r
35
    DataPath_inst/Register_File_instance/Addr3[0] (Register_File)
36
                                                             0.00
                                                                       0.09 r
37
    DataPath_inst/Register_File_instance/U310/Z (BUF_X1)
38
                                                             0.04
                                                                       0.13 r
39
    DataPath inst/Register File instance/U2126/ZN (NAND3 X1)
40
                                                             0.05
                                                                       0.19 f
41
    DataPath inst/Register File instance/U302/ZN (OR2 X1)
42
                                                             0.08
                                                                       0.26 f
43
    DataPath inst/Register File instance/U164/ZN (INV X1)
44
                                                             0.08
                                                                        0.34 r
45
    DataPath inst/Register File instance/U2141/ZN (A0I22 X1)
46
                                                             0.05
                                                                        0.40 f
47
    DataPath_inst/Register_File_instance/U612/ZN (NAND3_X1)
48
                                                             0.03
                                                                        0.43 r
49
    <u>DataPath inst/Register File instance/U526/ZN (NOR2 X1)</u>
                                                                          U. TJ I
     DataPath_inst/Register_File_instance/U526/ZN (NOR2_X1)
49
50
                                                               0.02
                                                                          0.45 f
51
     DataPath_inst/Register_File_instance/U524/ZN (AND3_X1)
52
                                                               0.04
                                                                          0.49 f
     DataPath_inst/Register_File_instance/U611/ZN (NAND2_X1)
53
54
                                                               0.02
                                                                          0.51 r
55
     DataPath inst/Register File instance/U273/ZN (A0I22_X1)
56
                                                               0.03
                                                                          0.54 f
57
     DataPath inst/Register File instance/U436/Z (BUF X2)
58
                                                               0.06
                                                                          0.61 f
59
     DataPath inst/Register File instance/U2165/ZN (A0I22 X1)
60
                                                               0.05
                                                                          0.65 r
     DataPath inst/Register File instance/rom reg[19][0]/D (DFF X2)
61
62
                                                               0.01
                                                                          0.66 r
63
     data arrival time
                                                                          0.66
64
     clock clk' (rise edge)
                                                               0.80
                                                                          0.80
65
     clock network delay (ideal)
                                                               0.00
                                                                          0.80
66
67
     clock uncertainty
                                                              -0.10
                                                                          0.70
     DataPath inst/Register File instance/rom reg[19][0]/CK (DFF X2)
68
                                                              0.00
                                                                          0.70 r
69
     library setup time
                                                              -0.04
70
                                                                          0.66
71
     data required time
                                                                          0.66
72
     -----
73
     data required time
                                                                          0.66
74
     data arrival time
                                                                         -0.66
75
76
     slack (MET)
                                                                          0.00
77
70
```

Area Report

```
************
Report : area
Design : Top
Version: K-2015.06
Date : Wed Oct 4 20:26:20 2023
Library(s) Used:
    NangateOpenCellLibrary_ss0p95vn40c (File: /home/IC/Desktop/khaled_taher/library/NangateOpenCellLibrary_ss0p95vn40c.db)
Number of ports:
                                             276
Number of nets:
                                            8470
Number of cells:
Number of combinational cells:
                                            7333
                                            5796
Number of sequential cells:
Number of macros/black boxes:
Number of buf/inv:
                                            1536
                                             842
Number of references:
                                              39
Combinational area:
                                    6568.072115
                                    564.984001
6947.919748
Buf/Inv area:
Noncombinational area:
Macro/Black Box area:
                                       0.000000
Net Interconnect area:
                              undefined (Wire load has zero net area)
Total cell area:
                                   13515.991863
                              undefined
Total area:
dc_shell>
```

Power Reoprt

```
Global Operating Voltage = 0.95
Power-specific unit information :
    Voltage Units = 1V
     Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW
                                  (derived from V,C,T units)
    Leakage Power Units = 1nW
  Cell Internal Power =
                            3.5706 mW
                                        (69%)
  Net Switching Power =
                            1.6197 mW
                                        (31%)
Total Dynamic Power
                            5.1903 mW
                                       (100\%)
Cell Leakage Power
                        = 66.1635 uW
                  Internal
                                   Switching
                                                       Leakage
                                                                           Total
Power Group
                  Power
                                   Power
                                                       Power
                                                                           Power
                                                                                       %
                                                                                            ) Attrs
io_pad
                    0.0000
                                      0.0000
                                                        0.0000
                                                                           0.0000 (
                                                                                       0.00%)
                                                        0.0000
memory
                   0.0000
                                      0.0000
                                                                           0.0000
                                                                                       0.00%)
black box
                                      0.0000
                                                                                       0.00%)
                  0.0000
                                                       0.0000
                                                                           0.0000
clock network
                   5.1929
                                  1.0616e+03
                                                       22.2033
                                                                       1.0668e+03
                                                                                      20.29%)
                                                                       3.2979e+03
                                                                                      62.74%)
                                     70.7734
                3.2016e+03
                                                    2.5558e+04
register
sequential
                                                        0.0000
                   0.0000
                                      0.0000
                                                                           0.0000
                                                                                       0.00%)
combinational
                  363.8040
                                    487.3552
                                                    4.0583e+04
                                                                         891.7450
                                                                                      16.96%)
Total
                3.5706e+03 uW
                                  1.6197e+03 uW
                                                    6.6164e+04 nW
                                                                       5.2565e+03 uW
dc shell>
```

```
Qor Report
40
    Cell Area: 13515.991863
Design Area: 13515.991863
49
50
51
52
53
    Design Rules
54
    Total Number of Nets: 8357
55
56
    Nets With Violations:
57
    Max Trans Violations:
                                Θ
58
    Max Cap Violations:
59
60
61
62
    Hostname: IC
63
64
   Compile CPU Statistics
65
    Resource Sharing:
66
                                   0.96
    Logic Optimization:
67
                                   5.14
    Mapping Optimization: 5.14
68
69
                                 85.15
70
    Overall Compile Time:
71
    Overall Compile Wall Clock Time: 86.37
72
73
74
75
    Design WNS: 0.00 TNS: 0.00 Number of Violating Paths: 0
76
77
    Design (Hold) WNS: 0.02 TNS: 5.63 Number of Violating Paths: 916
78
79
80
    -----
81
```