




RISC-V Pipeline Hazard Architecture

Name: Khaled Mahoud Taher Fathallah Mohamed Elkorany

Track: Digital IC Design New Capital

Number: 12

Block Diagram Of The Architecture



Verilog Code

```
Adder Module
```

```
module Adder_Risc(A, B, C, Y);
1
       //Input and Output Declaration
2
       input [31:0] A, B;
3
4
       input C;
       output [31:0] Y;
5
6
7
       //code
       assign Y = A + B + C;
8
9
     endmodule
10
```

F dash to F flip flop

```
module ff F dash2F (clk, rst, StallF, PCF_dash, PCF);
         //Input and Output Declaration
 2
         input clk, rst, StallF;
 3
         input [31:0] PCF dash;
 4
         output reg [31:0] PCF;
 5
 6
         //Code
 7
         always @(posedge clk) begin
 8
             if (rst == 1'b1) begin
 9
                  PCF <= 32'h0000 0000;
10
11
             end
              else begin
12
                 if (StallF == 1'b0) begin
13
                      PCF <= PCF dash;
14
                  end
15
                  else begin
16
17
                      PCF <= PCF;
                  end
18
             end
19
20
         end
     endmodule
21
```

ALU Module

```
module ALU(A, B, ALUcontrol, ALUout, Zero);
       //Input an OUtput Declaration
 2
       input [31:0] A;
3
       input [31:0] B;
4
 5
       input [2:0] ALUcontrol;
       output reg [31:0] ALUout;
 6
 7
       output reg Zero;
8
       //signal Declaration
9
10
       wire [31:0] B dash;
       wire [31:0] adder_out;
11
12
       //Code
13
       assign B dash = (ALUcontrol[0] == 1'b1)? ~B : B;
14
       Adder_Risc Adder_Risc_instance(A, B_dash, ALUcontrol[0], adder_out);
15
16
       always @(*)
17
       begin
18
         case(ALUcontrol)
19
           3'b000:
                      ALUout = adder_out;
20
21
           3'b001: ALUout = adder out;
                     ALUout = A \& B;
22
           3'b010:
23
           3'b011:
                      ALUout = A | B;
                      ALUout = {{31{1'b0}}}, adder_out[31]};
24
           3'b101:
25
           default:
                      ALUout = adder_out;
         endcase
26
27
         if (ALUout == 31'h0000 0000)
28
         Zero = 1'b1;
29
         else
30
         Zero = 1'b0;
31
32
       end
     endmodule
```

Extend module Extend(Imm, ImmSrc, ImmExt); //Input and Output Declaration 2 3 input [31:7] Imm; input [1:0] ImmSrc; 4 5 output reg [31:0] ImmExt; 6 //Code 7 8 \ always @(*) begin 9 🗸 case(ImmSrc) 3'b00: $ImmExt = \{ \{20\{Imm[31]\}\}, Imm[31:20]\};$ 10 3'b01: $ImmExt = \{\{20\{Imm[31]\}\}, Imm[31:25], Imm[11:7]\};$ 11 3'b10: $ImmExt = \{ \{20\{Imm[31]\}\}, Imm[7], Imm[30:25], Imm[11:8], 1'b0\} \}$ 12 3'b11: $ImmExt = \{\{12\{Imm[31]\}\}, Imm[19:12], Imm[20], Imm[30:21], 1'b0\};$ 13 default: ImmExt = {{20{Imm[31]}}, Imm[31:20]}; 14 endcase 15 end 16 endmodule 17

Register File

```
module Register_File (clk, Addr1, Addr2, Addr3, WD3, WE3, RD1, RD2);
 1
         //Input and Output Declaration
 2
         input clk, WE3;
 3
         input [4:0] Addr1, Addr2, Addr3;
 4
         input [31:0] WD3;
 5
         output [31:0] RD1, RD2;
 6
 7
         //Signal Declaration
 8
 9
         reg [31:0] rom [0:31];
10
         //Initialize Register File with zeros
11
         initial begin
12
              $readmemh("initialization.txt", rom);
13
         end
14
15
         //Write Data when Enable equals 1 in falling edge
16
         always @(negedge clk) begin
17
             if (WE3 == 1'b1)begin
18
                  rom[Addr3] <= WD3;
19
             end
20
21
              else begin
22
                  rom[Addr3] <= rom[Addr3];
              end
23
         end
24
25
26
         //Reading Data
         assign RD1 = (Addr1 == 32'h0000 0000)? 32'h0000 0000 : rom[Addr1];
27
         assign RD2 = (Addr2 == 32'h0000 0000)? 32'h0000 0000 : rom[Addr2];
28
      endmodule
29
```

F to D flip flop

```
nodule ff_F2D (clk, InstructionF, PCF, PCPlus4F, StallD, FlushD, InstructionD, PCD, PCPlus4D);
         //Input and OUtput Declaration
2
         input clk, StallD, FlushD;
3
4
         input [31:0] InstructionF, PCF, PCPlus4F;
5
         output reg [31:0] InstructionD, PCD, PCPlus4D;
6
 7
8
         always @(posedge clk) begin
9
             if (FlushD == 1'b1) begin
                 {InstructionD, PCD, PCPlus4D} <= 0;
10
11
             end
12
             else if (StallD == 1'b0) begin
                  {InstructionD, PCD, PCPlus4D} <= {InstructionF, PCF, PCPlus4F};
13
14
             end
15
             else begin
                  {InstructionD, PCD, PCPlus4D} <= {InstructionD, PCD, PCPlus4D};
16
17
             end
18
         end
```

D to E flip flop

E to M flip flop module ff_E2M (clk, RegWriteE, ResultSrcE, MemWriteE, ALUoutE, RD2E, RdE, PCPlus4E, RegWriteM, ResultSrcM, MemWriteM, ALUoutM, RD2M, RdM, PCPlus4M); 3 //Input and OUtput Declaration 4 input clk, RegWriteE, MemWriteE; 5 input [31:0] ALUoutE, RD2E, PCPlus4E; 6 input [4:0] RdE; 7 input [1:0] ResultSrcE; output reg RegWriteM, MemWriteM; 8 output reg [31:0] ALUoutM, RD2M, PCPlus4M; 9 10 output reg [4:0] RdM; 11 output reg [1:0] ResultSrcM; 12 13 //Code 14 always @(posedge clk) begin 15 {RegWriteM, ResultSrcM, MemWriteM, ALUoutM, RD2M, RdM, PCPlus4M} <= {RegWriteE, ResultSrcE, MemWriteE, ALUoutE, RD2E, RdE, PCPlus4E}; 16 17 end endmodule

M to W flip flop

```
odule ff_M2W (clk, RegWriteM, ResultSrcM, ALUoutM, Mem_RDM, RdM, PCPlus4M,
                          RegWriteW, ResultSrcW, ALUoutW, Mem RDW, RdW, PCPlus4W);
 2
         //Input and Output Declaration
 3
         input clk, RegWriteM;
 4
         input [31:0] ALUoutM, Mem RDM, PCPlus4M;
 5
 6
         input [4:0] RdM;
         input [1:0] ResultSrcM;
 7
         output reg RegWriteW;
 8
         output reg [31:0] ALUoutW, Mem_RDW, PCPlus4W;
 9
         output reg [4:0] RdW;
10
11
         output reg [1:0] ResultSrcW;
12
13
         //Code
14
         always @(posedge clk) begin
              {RegWriteW, ResultSrcW, ALUoutW, Mem RDW, RdW, PCPlus4W} <=
15
              {RegWriteM, ResultSrcM, ALUoutM, Mem RDM, RdM, PCPlus4M};
16
17
         end
      endmodule
18
```

Data Path

```
module DataPath(clk, rst, BranchD, JumpD, MemWriteD, ALUSrcD, RegWriteD, PctargetSrcD, ResultSrcD, ImmSrcD, ALUControlD, InstructionF, Mem_RDM, ALUoutM, StallD, StallF, FlushD, FlushE, ForwardAE, ForwardBE, Rs1E, Rs2E, RdE, RdM, RdW, RegWriteM, RegWriteW, ResultSrcE_0, PCSrcE, InstructionD, MemWriteM, PCF, RD2_Reg_File_aft_muxM);
          input clk, rst, BranchD, JumpD, MemWriteD, ALUSrcD, RegWriteD, PctargetSrcD, StallD, StallF, FlushD, FlushE; input [1:0] ResultSrcD, ImmSrcD, ForwardAE, ForwardBE;
          input [2:0] ALUControlD;
         input [31:0] InstructionF, Mem_RDM;
 8
         output ResultSrcE_0, PCSrcE, RegWriteM, RegWriteW, MemWriteM;
output [31:0] ALUoutM, RD2_Reg_File_aft_muxM, InstructionD;
9
10
          output reg [31:0] PCF;
          output reg [4:0] Rs1E, Rs2E, RdE, RdM, RdW;
14
          //Signal Declaration
         wire [31:0] Resulth, RD1_Reg_FileD, RD2_Reg_FileD, PCPlus4F, ImmExtE, SrcA_PCtargetE, PCtargetE, ImmExtD, RD1_Reg_File_aft_muxE, B_ALUE, ALUoutE, RD1_Reg_FileE, RD2_Reg_File_aft_muxE, RD2_Reg_FileE, PCE, ALUoutW, Mem_RDW, PCPlus4W, PCF_dash, PCD, PCPlus4D, PCPlus4E, PCPlus4M;
15
16
17
          wire [4:0] RdW;
18
          wire [2:0] ALUControlE;
         wire [1:0] ResultSrcW, ResultSrcE, ResultSrcM;
wire PctargetSrcE, ALUSrcE, Func3_0E, BranchE, JumpE, RegWriteE, MemWriteE;
19
20
21
22
          //Modules Instanciation
         Register_file Register_file_instance(clk, InstructionD[19:15], InstructionD[24:20], RdW, ResultW, RegWriteW, RD1_Reg_fileD, RD2_Reg_fileD);
Adder_Risc Adder_PCPlus4_instance(PCF, 32'h0000_0004, 1'b0, PCPlus4F);
24
25
          Adder_Risc Adder_PCtarget_instance(ImmExtE, SrcA_PCtargetE, 1'b0, PCtargetE);
26
          Extend Extend_instance(InstructionD[31:7], ImmSrcD, ImmExtD);
          ALU ALU_instance(RD1_Reg_File_aft_muxE, B_ALUE, ALUControlE, ALUoutE, ZeroE);
27
28
29
          //Muxs and selecting Bus depending on control signals
30
          assign RD1_Reg_File_aft_muxE = (ForwardAE == 2'b00)? RD1_Reg_FileE :
31
          (ForwardAE == 2'b01)? ResultW :
32
          (ForwardAE == 2'b10)? ALUoutM : RD1_Reg_FileE;
33
34
          assign RD2 Reg File aft muxE = (ForwardBE == 2'b00)? RD2 Reg FileE :
         (ForwardBE == 2'b01)? ResultW :
(ForwardBE == 2'b10)? ALUoutM : RD2_Reg_FileE;
35
36
38
          assign SrcA_PCtargetE = (PctargetSrcE == 1'b0)? PCE : RD1_Reg_FileE;
39
          assign B_ALUE = (ALUSrcE == 1'b0)? RD2_Reg_File_aft_muxE : ImmExtE;
40
41
          assign ResultW =
42
          (ResultSrcW == 2'b00)? ALUoutW :
43
          (ResultSrcW == 2'b01)? Mem_RDW :
44
          (ResultSrcW == 2'b10)? PCPlus4W : ALUoutW;
45
46
          assign PCF_dash = (PCSrcE == 1'b0)? PCPlus4F : PCtargetE;
47
          assign PCSrcE = (((Func3_0E[0] ^ ZeroE) & BranchE) | JumpE);
          assign ResultSrcE_0 = ResultSrcE[0]
48
```

```
description of the property of
```

Control Unit

```
ontrol_logic (rst, OpD, Func3D, Func7D, BranchD, JumpD, ResultSrcD, MemWriteD, ALUSrcD, ImmSrcD, RegWriteD, ALUControlD, PctargetSrcD);
          //Input and OUtput Declaration
          input [6:0] OpD;
          input [2:0] Func3D;
 4
 5
          input Func7D, rst;
          output reg MemMriteD, ALUSrcD, RegWriteD, PctargetSrcD, BranchD, JumpD;
output reg [1:0] ResultSrcD, ImmSrcD;
output reg [2:0] ALUControlD;
 6
7
 9
10
          //Siganl Declaration
          wire [1:0] selD;
reg [1:0] ALUOpD;
11
12
13
14
          //Code
15
          assign selD = {OpD[5], Func7D};
          localparam Lw = 7'b0000011, Sw = 7'b0100011, Jalk = 7'b100111, Jale 7'b1101111, B_Type = 7'b1100011, I_Type = 7'b0010011, R_Type = 7'b0010011, R_Type = 7'b0000011;
16
17
18
          always e^{(+)} begin
19
             if (rst == 1'b1) begin
20
                  {ALUOPD, RegWriteD, ImmSrcD, ALUSrcD, MemWriteD, ResultSrcD, BranchD, JumpD, PctargetSrcD} = 12 bl0_1_00_0_0_0_0_0_0_0_0;
21
              end
22
23
              else begin
24
                   case (OpD)
25
                                    {ALUOPD, RegWriteD, ImmSrcD, ALUSrcD, MemWriteD, ResultSrcD, BranchD, JumpD, PctargetSrcD} = 12'b00_1_00_1_0_01_0_0_0;
                                    {ALUOPD, RegWriteD, ImmSrcD, ALUSrcD, MemWriteD, ResultSrcD, BranchD, JumpD, PctargetSrcD} = 12'b00_0_01_1_00_0_0_0; {ALUOPD, RegWriteD, ImmSrcD, ALUSrcD, MemWriteD, ResultSrcD, BranchD, JumpD, PctargetSrcD} = 12'b00_1_00_0_0_1_1;
26
27
                       JalR:
                                    {ALUOPD, RegwriteD, ImmSrcD, ALUSrcD, MembriteD, ResultSrcD, BranchD, JumpD, PctargetSrcD} = 12'b00_1_11_0_10_0_10; {ALUOPD, RegwriteD, ImmSrcD, ALUSrcD, MembriteD, ResultSrcD, BranchD, JumpD, PctargetSrcD} = 12'b01_0_10_0_00_1_0_0;
28
                       Jal:
29
                       B_Type:
                                    30
                       I_Type:
R_Type:
31
32
                                    33
34
35
36
37
          //ALU Decoder
          always @(*) begin
case (ALUOpD)
38
39
40
                 2'b00:
                                ALUControlD = 3'b000;
41
                   2'b01:
                                ALUControlD = 3'b001;
42
                   2°b10:
43
                       case (Func3D)
44
                           3 beee:
                                        begin
45
                               if (selD == 2'b11) begin
46
                                   ALUControlD = 3'b001;
47
                                else begin
48
                                    ALUControlD = 3'b000;
49
50
51
                           end
52
                           3'b010:
                                        ALUControlD = 3'b101;
                                        ALUControlD = 3'b011;
ALUControlD = 3'b010;
53
                           3'b110:
                           3'b111:
54
55
                                        ALUControlD = 3'b000;
56
57
58
                   default:
                             ALUControlD = 3'beee;
59
               endcase
60
```

Hazard Unit

```
Hazard_control (rst, Rs1E, Rs2E, Rs1D, Rs2D, RdM, RdW, RdE, RegWriteM, RegWriteW, ResultSrcE_0, PcSrcE, ForwardAE, ForwardBE, FlushE, StallD, StallF, FlushD);
input [4:0] Rs1E, Rs2E, Rs1D, Rs2D, RdM, RdW, RdE;
input RegWriteM, RegWriteW, ResultSrcE_0, PcSrcE, rst;
output reg [1:0] ForwardAE, ForwardBE;
output reg FlushE, StallD, StallF, FlushD;
                   always @(*) begin

if (rst == 1'b1) begin

ForwardAE = 2'b00;
 8
9
 10
 11
12
                           else begin
                                  if (((Rs1E == RdM) && (RegWriteM == 1'b1)) && (Rs1E != 1'b0))

| ForwardAE = 2'b10;
else if (((Rs1E == RdW) && (RegWriteW == 1'b1)) && (Rs1E != 1'b0))
14
 15
                                  ForwardAE = 2'b01;
16
17
18
                                         ForwardAE = 2'b00;
19
20
                   always @(*) begin

if (rst == 1'b1) begin

| ForwardBE = 2'b00;

end
22
23
25
26
27
                           else begin
                                 if (((Rs2E == RdM) && (RegWriteM == 1'b1)) && (Rs2E != 1'b0))

| ForwardBE = 2'b10;
| else if (((Rs2E == RdW) && (RegWriteW == 1'b1)) && (Rs2E != 1'b0))

| ForwardBE = 2'b01;
 28
29
30
 31
32
33
                                          ForwardBE = 2'b00;
```

```
35
         always @(*) begin
36
             if (rst == 1'b1) begin
37
                  {StallD, StallF} = 2'b00;
38
             end
39
             else begin
40
                  if (((Rs1D == RdE) || (Rs2D == RdE)) && (ResultSrcE_0 == 1'b1))
41
                     {StallD, StallF} = 2'b11;
42
43
                     {StallD, StallF} = 2'b00;
44
             end
45
         end
46
47
         always @(*) begin
48
             if (rst == 1'b1) begin
49
                  FlushE = 1'b0;
50
                  FlushD = 1'b0;
51
             end
52
             else begin
53
                  FlushD = PcSrcE;
54
                  if ((StallD == 1'b1) || (PcSrcE == 1'b1))
55
                     FlushE = 1'b1;
56
57
                     FlushE = 1'b0;
58
             end
59
         end
```

Top Module

```
moduled Top(clk, rst, InstructionF, Mem_RDM, MemMriteM, PCF, ALUoutM, RD2_Reg_File_aft_muxdM);

//Input and Output Declaration
input clk, rst;
input [31:0] InstructionF, Mem_RDM;

output MemMriteM;
output [31:0] PCF, ALUoutM, RD2_Reg_File_aft_muxdM;

//Signal Declaration
wire [31:0] InstructionD;
wire [31:0] InstructionD;
wire [1:0] ForwardAE, ForwardBE, ImmSrcD, ResultSrcD;
wire [1:0] ForwardAE, ForwardBE, ImmSrcD, ResultSrcD;
wire [2:0] ALUControlD;
wire [4:0] RsiE, Rs2E, RdM, RdW, RdE;

//Modules Instanciation
backpath DataPath inst(clk, rst, BranchD, JumpD, MemWriteD, ALUSrcD, RegWriteD, PctargetSrcD, ResultSrcD, ImmSrcD, ALUControlD, InstructionF, Mem_RDM,
ALUoutM, StallD, StallF, FlushD, FlushE, ForwardAE, ForwardBE, Rs1E, Rs2E, RdE, RdM, RdW, RegWriteM, RegWriteM, ResultSrcE_0, PCSrcE, InstructionD,
MemWriteM, PCF, RD2_Reg_File_aft_muxdM;
RegWriteD, ALUControlD, PctargetSrcD);
RegWriteD, ALUControlD, RegWriteM, RegWriteM, RegWriteM, RegWriteM, RegWriteM, RegWriteM, RegWriteM, RegWriteM, RegWriteM, RegWrit
```

TestBench

```
module RISCV tb();
       //Signal Declaration
 2
 3
       reg clk, rst;
       wire [31:0] Instruction, RD_Memory, ALUout, RD2_Reg_File, PC;
 4
 5
       wire MemWrite;
 6
       //Modules Instanciation
 7
8
       Top Top_instance(clk, rst, Instruction, RD_Memory, MemWrite, PC, ALUout, RD2_Reg_File);
9
       Instruction_Mem Instruction_Mem_instance(PC, Instruction);
10
       Data_Mem Data_Mem_instance(clk, ALUout, RD2_Reg_File, MemWrite, RD_Memory);
11
12
       // clock generation
13
       initial begin
14
       clk = 1'b0;
15
       forever #5 clk = ~clk;
16
       end
17
18
       // rst the system in the beginning
19
       initial begin
       rst = 1'b1;
20
21
       #20 rst = ~rst;
22
       end
     endmodule
```

```
Instruction Memory
       module Instruction Mem (Address, Instruction);
  1
           //Input and Output Declaration
  2
  3
           input [31:0] Address;
           output [31:0] Instruction;
  4
  5
  6
           //Signal Declaration
           wire [31:0] Addr;
  7
           reg [31:0] rom [0:255];
  8
  9
           //Divide External Address Bus by four
 10
           assign Addr = {24'h000000, Address[9:2]};
 11
 12
           //Read Instruction
 13
           assign Instruction = rom[Addr];
 14
 15
           //Load Memory with Machine Code
 16
           initial begin
 17
               $readmemh("mem hex.txt", rom);
 18
           end
 19
       endmodule
 20
```

Data Memory

```
module Data Mem (clk, Addr, WD, WE, RD);
 1
         //Input and Output Declaration
 2
         input clk, WE;
 3
         input [31:0] Addr, WD;
 4
 5
         output reg [31:0] RD;
 6
         //Signal Declaration
 7
         wire [31:0] Addr1;
 8
         reg [31:0] rom [0:255];
 9
10
         //Divide External Address Bus by Four (Word Accessable)
11
         assign Addr1 = {24'h000000, Addr[9:2]};
12
13
14
         //Initialize Data Memory with zeros
15
         initial begin
             $readmemh("initialization.txt", rom);
16
         end
17
18
19
         //Read Data
         always @(*) begin
20
21
             RD = rom[Addr1];
22
         end
23
         // Write Data when Enable equals 1 in falling edge of clk
24
         always @(negedge clk) begin
25
             if (WE == 1'b1)begin
26
                  rom[Addr1] <= WD;
27
             end
28
             else begin
29
                 rom[Addr1] <= rom[Addr1];</pre>
30
31
             end
         end
32
33
     endmodule
```

Assembly Code

```
main: addi x2, x0, 5 # x2 = 5 0 00500113
addi x3, x0, 12
                 # x3 = 12 4 00C00193
addi x7, x3, -9 # x7 = (12 - 9) = 3.8 FF718393
or x4, x7, x2 # x4 = (3 OR 5) = 7 C 0023E233
and x5, x3, x4 # x5 = (12 AND 7) = 4 10 0041F2B3
add x5, x5, x4 \# x5 = 4 + 7 = 11 14 004282B3
beq x5, x7, end # shouldn't be taken 18 02728863
                  # x4 = (12 < 7) = 0 1C 0041A233
#slt x4, x3, x4
beq x4, x0, around
                    # should be taken 20 00020463
addi x5, x0, 0
                  # shouldn't execute 24 00000293
around: \#slt x4, x7, x2 \# x4 = (3 < 5) = 1 28 0023A233
add x7, x4, x5
                 # x7 = (1 + 11) = 12 2C 005203B3
sub x7, x7, x2
                 # x7 = (12 - 5) = 7 30 402383B3
sw x7, 84(x3)
                 # [96] = 7 34 0471AA23
lw x2, 96(x0)
                # x2 = [96] = 7 38 06002103
add x9, x2, x5
                 # x9 = (7 + 11) = 18 3C 005104B3
jal x3, end
                # jump to end, x3 = 0x44 40 008001EF
addi x2, x0, 1
                # shouldn't execute 44 00100113
end: add x2, x2, x9 \# x2 = (7 + 18) = 25 48
sw x2, 0x20(x3)
                   # [100] = 25 0221A023
done: beq x2, x2, done # infinite loop 50 00210063
```

Machine Code				
0x00500113	0x00C00193	0xFF718393	0x0023E233	0x0041F2B3
0x004282B3	0x02728463	0x00020463	0x00000293	0x005203B3
0x402383B3	0x0471AA23	0x06002103	0x005104B3	0x008001EF
0x00100113	0x00910133	0x0221A023	0x00210063	

Output

