



Spartan6_DSP48A1_Project





Name: Khaled Ali Elsayed Ali

• Code:

```
module DSP(A, B, C, D, CARRYIN, M, P, CARRYOUT, CARRYOUTF, CLK, OPMODE, BCIN, CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP, RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP, BCOUT, PCIN, PCOUT);
localparam SYNC = 0, ASYNC = 1, OPMODES = 0, CARRYIN = 1, CASCODE = 1, DIRECT = 0; parameter A0REG = 0, A1REG = 1, B0REG = 0, B1REG = 1;
parameter CARRYINSEL = OPMODE5;
parameter B_INPUT = DIRECT;
parameter A_WIDTH = 18, B_WIDTH = 18, C_WIDTH = 48, D_WIDTH = 12, M_WIDTH = 36, P_WIDTH = 48, OPMODE_WIDTH = 8;
input CARRYIN, CLK, CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP;
input RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP;
output [35:0] M;
output [47:0] P, PCOUT;
output CARRYOUT, CARRYOUTF;
output [17:0] BCOUT;
wire [7:0] OPMODE_out;
wire [17:0] A_mux_out, B_mux_out, MUX0B_out;
wire [11:0] D_mux_out;
wire [47:0] C_mux_out, X_mux_out, Z_mux_out, PRE_ADDER_SUB_2;
wire [17:0] PRE_ADDER_SUB_1, MUX_OP4, MULTI_1, MULTI_2;
wire Carry_Cascode_in, CIN, Carry_Cascode_out;
REG_MUX #(OPMODE_WIDTH,RSTTYPE,OPMODEREG) x0 (OPMODE, CLK, RSTOPMODE, CEOPMODE, OPMODE_out);
REG_MUX #(D_WIDTH,RSTTYPE,DREG) x1 (D, CLK, RSTD, CED, D_mux_out);
REG_MUX #(C_WIDTH,RSTTYPE,CREG) x3 (C, CLK, RSTC, CEC, C_mux_out);
assign MUX0B_out = (B_INPUT == DIRECT)? B : (B_INPUT == CASCODE)? BCIN : 0;
REG_MUX #(B_WIDTH,RSTTYPE,B0REG) x5 (MUX0B_out, CLK, RSTB, CEB, B_mux_out);
assign PRE_ADDER_SUB_1 = (OPMODE_out[6])? D_mux_out-B_mux_out : D_mux_out+B_mux_out;
 assign MUX_OP4 = (OPMODE_out[4])? PRE_ADDER_SUB_1 : B_mux_out;
 REG_MUX #(A_WIDTH,RSTTYPE,A1REG) x7 (A_mux_out, CLK, RSTA, CEA, MULTI_2);
 assign BCOUT = MULTI_1;
assign MULTI = MULTI_1 * MULTI_2;
 assign Carry_Cascode_in = (CARRYINSEL==OPMODE5)? OPMODE_out[5] : (CARRYINSEL==CARRYIN)? CARRYIN : 0;
 REG_MUX #(1,RSTTYPE,CARRYINREG) x9 (Carry_Cascode_in, CLK, RSTCARRYIN, CECARRYIN, CIN);
 assign \ X\_mux\_out = (OPMODE\_out[1:0] == 3)? \ \{D,A,B\} \ : \ (OPMODE\_out[1:0] == 2)? \ P \ : \ (OPMODE\_out[1:0] == 1)? \ M\_ex \ : \ 0;
 assign Z_mux_out = (OPMODE_out[3:2]==3)? C_mux_out : (OPMODE_out[3:2]==2)? P : (OPMODE_out[3:2]==1)? PCIN : 0;
 assign {Carry_Cascode_out,PRE_ADDER_SUB_2} = (OPMODE_out[7]==0)? (X_mux_out + Z_mux_out + CIN) : (Z_mux_out-(X_mux_out+CIN));
 REG_MUX #(1,RSTTYPE,CARRYOUTREG) x10 (Carry_Cascode_out, CLK, RSTCARRYIN, CECARRYIN, CARRYOUT);
 REG_MUX #(P_WIDTH,RSTTYPE,PREG) x11 (PRE_ADDER_SUB_2, CLK, RSTP, CEP, P);
 assign CARRYOUTF = CARRYOUT;
 endmodule
```


```
module REG_MUX(in, CLK, RST, CE, out);
localparam SYNC = 0, ASYNC = 1;
parameter WIDTH = 18;
parameter RSTTYPE = SYNC, REG = 1;
input CLK, RST, CE;
input [WIDTH-1:0] in;
reg [WIDTH-1:0] in_reg;
output reg [WIDTH-1:0] out;
generate
if(RSTTYPE==SYNC)begin
always @(posedge CLK) begin
if(RST)
in_reg<=0;
else begin
if(CE)
in_reg<=in;
end
end
always@(*)begin
case(REG)
1: out=in_reg;
default:out=in;
endcase
end
end</pre>
```

Code test_bench:

```
reg [17:0] A, B, BCIN;
reg [11:0] D;
reg CARRYIN, CLK, CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP; reg RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP;
reg [7:0] OPMODE;
wire [35:0] M;
wire [47:0] P, PCOUT;
wire [17:0] BCOUT;
DSP48A1 x1(A, B, C, D, CARRYIN, M, P, CARRYOUT, CARRYOUTF, CLK, OPMODE, BCIN, CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP, RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP, BCOUT, PCIN, PCOUT);
      forever begin
     RSTM = 1;
     RSTOPMODE = 1;
     A = $random;
     B = $random:
     C = $random:
     D = $random;
      OPMODE = $random;
     PCIN = $random;
```

```
CARRYIN = $random;
                                                                                                           B = 10;
CEA = $random;
CEB = $random;
                                                                                                           D = 25;
BCIN = $random;
CECARRYIN = $random;
                                                                                                           PCIN = $random;
CARRYIN = $random;
                                                                                                           repeat(4)@(negedge CLK);
if(BCOUT!=18'hf || M!=36'h12c || PCOUT!=48'h32 || P!=48'h32 || CARRYOUTF!=0 || CARRYOUT!=0)begin
CEM = $random:
CEOPMODE = $random;
                                                                                                                $stop;
    $display("Error"):
                                                                                                           OPMODE = 8'b00010000;
                                                                                                           A = 20;
RSTCARRYIN = 0;
                                                                                                           BCIN = $random;
PCIN = $random;
                                                                                                           CARRYIN = $random;
repeat(3)@(negedge CLK);
RSTOPMODE = 0;
                                                                                                            if(BCOUT!=18'h23 || M!=36'h2bc || PCOUT!=48'h0 || P!=48'h0 || CARRYOUTF!=0 || CARRYOUT!=0)begin
                                                                                                                $display("Error");
                                                                                                                $stop;
                                                                                                           OPMODE = 8'b00001010;
                                                                                                           B = 10;
C = 350;
CEP = 1;
OPMODE = 8'b11011101;
```

• Waveform:




```
repeat(3)@(negedge CLK);
105
            if(BCOUT!=18'ha || M!=36'hc8 || PCOUT!=48'h0 || P!=48'h0 || CARRYOUTF!=0 || CARRYOUT!=0)begin
106
                $display("Error");
107
                $stop;
108
109
            OPMODE = 8'b101001111:
110
111
            A = 5;
112
            B = 6;
113
            C = 350;
114
            D = 25;
115
            BCIN = $random;
116
            PCTN = 3000:
117
            CARRYIN = $random;
118
            repeat (3)@(negedge CLK);
            if (BCOUT!=18'h6 || M!=36'hle || PCOUT!=48'hfe6fffec0bbl || P!=48'hfe6fffec0bbl || CARRYOUTF!=1 || CARRYOUT!=1)begin
119
120
                $display("Error");
121
                $stop;
122
            end
123
124
            $stop;
125
        end
126
        endmodule
```

```
# ** Note: $stop : test_bench.v(124)
# Time: 28 ns Iteration: 1 Instance: /test_bench
# Break in Module test_bench at test_bench.v line 124
# Time: 28 ns Iteration: 1 Instance: /test_bench
# Break in Module test_bench at test_bench.v line 124
# vsim -voptargs=+acc work.test_bench
# add wave *
run -all
# quit -sim
```

Vivado:

Elaboration:



- - General Messages (22 warnings, 19 infos)

 (1) [Synth 8-6157] synthesizing module "DSP" [DSP" [


 - 6 [Synth 8-6155] done synthesizing module 'REG_MUX' (1#1) [REG_MUX.v.1] (7 more like this) | Sprine 8-9150_blooms synthesistant income reamer (and to the first an unconnected port CLK (21 more like this) |
 | Project 1-970| Preparing netted for logic optimization |
 | Project 1-970| Preparing netted for logic optimization |
 | Polyact 1-970| Preparing netted for logic optimization |
 | Polyact 1-111 Unisim Transformation Summary.
 No Unisim elements were transformed.


 - [Synth 8-3331] design REG_MUX_parameterized1 has unconnected port CLK (21 more like this)
 - |Symth 9-3331| design REG_MUX_parameterized thas unconnected port CLK (2*)
 |Symth 9-3331| design REG_MUX_parameterized that unconnected port CE
 |Symth 9-3331| design REG_MUX_parameterized that unconnected port CE
 |Symth 9-3331| design REG_MUX_parameterized that unconnected port CERFININ
 |Symth 9-3331| design DSP has unconnected port BCNI\(17\)
 |Symth 9-3331| design DSP has unconnected port BCNI\(17\)
 |Symth 9-3331| design DSP has unconnected port BCNI\(17\)

 - (Synth 8-3331) design DSP has unconnected port BCIN[15]

 - | Synth 8-3331| design DSP has unconnected port BCIN[14]
 | Synth 8-3331| design DSP has unconnected port BCIN[14]
 | Synth 8-3331| design DSP has unconnected port BCIN[13]
 | Synth 8-3331| design DSP has unconnected port BCIN[12]

Synthesis:





- - [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
 [Synth 8-6157] synthesizing module 'DSP' [DSP48A1.x.1] (7 more like this)
 - > (§ [Synth 8-6155] done synthesizing module 'REG_MUX' (1#1) [REG_MUX.v:1] (7 more like this)
 - [Synth 8-3331] design REG_MUX_parameterized1 has unconnected port CLK (40 more like this)
 [Device 21-403] Loading part xc7a200tfg1156-3

 - [Project 1-23] [Indemnation specific constraints were found while reading constraint file [D/Digital_Design/DSP48A1/Constraints_bayys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [XiIIDSP_propimpl.xdc].

 Resolution: To avoid this warming, move constraints itseld in [Undefined] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in CUI) and re-run elaboration/synthesis.

 9. [Synth 8-3438] FILD LAWINSC. The operator resource -adder is shared. To prevent sharing consider applying a KEEP on the output of the operator [DSP48A1x34] (1 more like this).

 9. [Synth 8-3332] Sequential element (x7in_reg_reg(16)) is unused and will be removed from module DSP, (16 more like this).

 - n [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant "1" value. Packing the registers will cause simulation mismatch at initial cycle [REG_MUX.:13]
 - [Project 1-571] Translating synthesized netlist
 [Netlist 29-17] Analyzing 201 Unisim elements for replacement
 - (Netlist 29-28) Unisim Transformation completed in 0 CPU seconds
 - (1 [Project 1-570] Preparing netlist for logic optimization (1 n
 - () [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
 - > (1) [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed. (1 more like this)

 - [Common 17-83] Releasing license: Synthesis [Constraints 18-5210] No constraint will be written out.
 - [Description of the Checkpoint 'D'/Digital_Design/DSP48A1/Spartan6_DSP48A1_Project/Spartan6_DSP48A1_Project.runs/synth_1/DSP.dcp' has been generated.
 - 1 [runtcl-4] Executing : report_utilization -file DSP_utilization_synth.rpt -pb DSP_utilization_synth.pb
 - [Common 17-206] Exiting Vivado at Mon Jul 28 15:34:29 2025...
 - ∨


 □ Synthesized Design (6 infos)
 - - 1 (Netlist 29-17) Analyzing 200 Unisim elements for replacement
 - (Netlist 29-28) Unisim Transformation completed in 1 CPU seconds
 - Project 1-4791 Netlist was created with Vivado 2018.2
 - (Project 1-570) Preparing netlist for logic optimization
 - (1) [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
 - (1) [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed


Name ¹	Slice LUTs (134600)	Slice Registers (269200)	s (740	Bonded IOB (500)	BUFGCTRL (32)
N DSP	201	137	1	321	1
■ dbg_hub (dbg_hub_CV)	0	0	0	0	0
I u_ila_0 (u_ila_0_CV)	0	0	0	0	0
x0 (REG_MUX)	200	8	0	0	0
x1 (REG_MUXpara	12	12	0	0	0
x3 (REG_MUXpara	0	48	0	0	0
x6 (REG_MUXpara	0	18	0	0	0
x7 (REG_MUXpara	0	1	0	0	0
x8 (REG_MUXpara	0	0	1	0	0
x9 (REG_MUXpara	2	1	0	0	0
x10 (REG_MUXpara	0	1	0	0	0
x11 (REG_MUXpara	0	48	0	0	0


orts Design Runs Utilizatio	n Timing	× Debug		5	? _ @
sign Timing Summary					
Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	5.512 ns	Worst Hold Slack (WHS):	0.182 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 n
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	106	Total Number of Endpoints:	106	Total Number of Endpoints:	139

• Vivado:

Implementation:








✓ □ Implemented Design (9 infos)

[Netlist 29-17] Analyzing 200 Unisim elements for replacement.





```
Compiling module DSP
-- Compiling module REG_MUX
Top level modules:
End time: 16:21:22 on Jul 28,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
```



