README.md 11/14/2022

Lab #3 Requirement

Name: Khaled Mamdouh Mohamed Fadel

ID: 1190321

Table of Contents

- 1. Info about the requirement
- 2. Running the Simulation
- 3. Simulation Screenshots

1. Info about the requirement

The requirement is to design a 4x4 multiplier and to output the result on a 7-segment display. The design should be done using Verilog and the simulation should be done using ModelSim or Quartus. More details about the requirement can be found in the Lab #3 Requirement file.

2. Running the Simulation

The simulation can be run using ModelSim or Quartus. You would need to create a new project and add the verilog files to it. Then, you could simulate the design or the testbench.


3. Screenshots

In this section, I will show some screenshots of the simulation of the testbenches on ModelSim for the following modules:

- 1. 4x4 Multiplier
- 2. BCD Encoder
- 3. Seven-Segment Decoder
- 4. Integrated Design

3.1. 4x4 Multiplier

When the testbench is simulated, the following waveform is generated:



And the following is the output of the simulation:

ŧ	a	b	у е	xpected
۱į	0000	0000	00000000	00000000
ll#	0000	1111	00000000	00000000
ll#	1111	0000	00000000	00000000
l ŧ	1111	1111	11100001	11100001
l #	1010	0101	00110010	00110010
ll≢	0101	1010	00110010	00110010


README.md 11/14/2022

3.2. BCD Encoder

When the testbench is simulated, the following waveform is generated:

II - ◇ /tb_bcd/in	0	15	20	25	99	100	255	0
+-/> /tb_bcd/ones	0	5	0	5	9	0	5	0
+	0	1	2	2	9	0	5	0
+	0	0				1	2	0

And the following is the output of the simulation:




3.3. Seven Segment Decoder

When the testbench is simulated, the following waveform is generated:



And the following is the output of the simulation:



3.4. Integrated Design

When the testbench is simulated, the following waveform is generated:



README.md 11/14/2022

And the following is the output of the simulation:

VSIM 35> run = a11

/SIM 35	> run -al	.1			
a	b	a*b	ss_ones	ss_tens	ss_hundreds
0	0	0	1000000	1000000	1000000
0	1	0	1000000	1000000	1000000
0	2	0	1000000	1000000	1000000
0	3	0	1000000	1000000	1000000
1	0	0	1000000	1000000	1000000
1	1	1	1111001	1000000	1000000
4	2	8	0000000	1000000	1000000
2	5	10	1000000	1111001	1000000
9	9	81	1111001	0000000	1000000
10	10	100	1000000	1000000	1111001
2	15	30	1000000	0110000	1000000
15	2	30	1000000	0110000	1000000
15	15	225	0010010	0100100	0100100
		- 4 - 5		/	1 1 4 - /1 - 5 - /2 /- 6