



Digital Design Verification

Lab Manual # 10 – Finite State Machine

(Anti-Theft System)

Release: 1.0

Date: 17-Aug-2024

NUST Chip Design Centre (NCDC), Islamabad, Pakistan



Copyrights ©, NUST Chip Design Centre (NCDC). All Rights Reserved. This document is prepared by NCDC and is for intended recipients only. It is not allowed to copy, modify, distribute or share, in part or full, without the consent of NCDC officials.

Revision History

Revision Number	Revision Date	Revision By	Nature of Revision	Approved By
1.0	22/02/2024	Hira Sohail, Muhammad Bilal	Complete manual	-



Contents

Objective	3
Tools	3
Introduction	3
Theory	3
Description of Anti-Theft System	3
Default Timing Parameters	4
Block Description/Implementation	4
Lab Task	7



Objective

The purpose of this lab is to get the understanding of finite state machine and implementing its complex application using System Verilog programming. Design a digital system (Car Alarm) with sequential circuit (FSM) based on a set of specifications

Tools

- Xilinx Vivado

Introduction

Porsche Anti-Theft System

An entrepreneur bought a new Porsche after the success of her first product. Though the car has a built in anti-theft system, she is concerned since this is a standard factory unit and many people know how to disable it. So, she's looking for someone to design and build a system with some hidden security features only you two will know about! Your job is to create a working prototype.

In this lab you will implement an anti-theft system that uses several interacting FSMs to process sensor inputs and generate the appropriate actuator control signals.

Theory

Description of Anti-Theft System

Since your client is completely focused on her start-up, she wants an anti-theft system that's highly automated. The system is armed automatically after she turns off the ignition, exits the car (i.e., the driver's door has opened and closed) and T_ARM_DELAY has passed. If there is a passenger and both the driver's door and passenger's doors are open, the system arms itself after all the doors have been closed and T_ARM_DELAY has passed; that delay is restarted if a door is opened and reclosed before the alarm has been armed.

Once the system has been armed, opening the driver's door the system begins a countdown. If the ignition is not turned on within the countdown interval (T_DRIVER_DELAY), the siren sounds. The siren remains on as long as the door is open and for some additional interval (T_ALARM_ON) after the door closes, at which time the system resets to the armed but silent state. If the ignition is turned on within the countdown interval, the system is disarmed.

Always a paragon of politeness, your client opens the passenger door first if she's transporting a guest. When the passenger door is opened first, a separate, presumably longer, delay (T_PASSENGER_DELAY) is used for the countdown interval, giving her extra time to walk around to the driver's door and insert the key in the ignition to disarm the system.

There is a status indicator LED on the dash. It blinks with a two-second period when the system is armed. It is constantly illuminated either the system is in the countdown waiting for the ignition to turn on or if the siren is on. The LED is off is the system is disarmed.

So far this all is ordinary alarm functionality. But you're worried that a knowledgeable thief might disable the siren and then just drive off with the car. So, you've added an additional *secret* deterrent -- control of power to the fuel pump. When the ignition is off power to fuel pump is cut off. Power is only restored when first the ignition is turned on and then the driver presses both a hidden switch and the brake pedal simultaneously. Power is then latched on until the ignition is again turned off.



The diagram below lists all the sensors (inputs) and actuators (outputs) connected to the system.




Fig 1: System Diagram showing sensors (inputs) and actuators (outputs)

The system timings are based on four parameters (in seconds): the delay between exiting the car and the arming of the alarm (`T_ARM_DELAY`), the length of the countdown before the alarm sounds after opening the driver's door (`T_DRIVER_DELAY`) or passenger door (`T_PASSENGER_DELAY`), and the length of time the siren sounds (`T_ALARM_ON`). The default value for each parameter is listed in the table below, but each may be set to other values using the `Time_Parameter_Selector`, `Time_Value`, and `Reprogram` signals. `Time_Parameter_Selector` switches specify the parameter number of the parameter to be changed. `Time_Value` switches are a 4-bit value representing the value to be programmed -- a value in seconds between 0 and 15. Pushing the `Reprogram` button tells the system to set the currently selected parameter to `Time_Value`. Note that your system should behave correctly even if one or more of the parameters is set to 0.

Default Timing Parameters

Interval Name	Symbol	Parameter Number	Default Time(sec)	Time Value
Arming Delay	<code>T_ARM_DELAY</code>	00	6	0110
Countdown, driver's door	<code>T_DRIVER_DELAY</code>	01	8	1000
Countdown, passenger's door	<code>T_PASSENGER_DELAY</code>	10	15	1111
Siren ON time	<code>T_ALARM_ON</code>	11	10	1010

Table 1: Required timing parameters.

Block Description/Implementation

The following diagram illustrates a possible organization of your design into modules :




Fig 2: Block diagram of Anti-Theft System

You should implement this lab by programming each module individually and then instantiating and connecting the modules together in the toplevel module.

Here's a more detailed description of each module:

Debouncer

Your clocked state machine is controlled by several asynchronous inputs that might be changed by the user at any time, potentially creating a problem with metastability in the state registers if one of the inputs changes too near a rising clock edge. In general, asynchronous inputs need to be synchronized to the internal clock before they can be used by the internal logic.

A second problem arises from the mechanical "bounce" inherent in switches: as a metal contact opens and closes it may bounce a couple of times, creating a sequence of on/off transitions in rapid succession. So, you need to use debouncing circuitry to filter out these unwanted transitions. [debounce.v](#) is a Verilog implementation of a digital retriggerable one-shot that requires that an input transition be stable for 0.01sec before reporting a transition on its output. This module happens to produce a synchronous output, so a separate synchronizer is not required. You should use an instance of the debounce module to debounce any switch inputs you use in your design.

Time Parameters

The time parameters module stores the four different time parameter values. The module acts like a 4-location memory that's initialized with default values at power on but may be reprogrammed by the user at any time. Using the 2-bit Interval signal, the Anti-theft FSM selects one of the four parameters to be used by the Timer module.



On power on, the parameters should be set to the default values specified above. However, the user may modify any of the values by manipulating Time_Parameter_Selector (2 bits), Time_Value (4 bits), and Reprogram. Whenever a parameter is reprogrammed, the FSM should be reset to its ARMED state (after which it may transition immediately to another state depending on the sensor inputs).

Timer

The timer counts down the number of seconds specified by the Time Parameter module. It initializes its internal counter to the specified Value when Start_Timer is asserted and decrements the counter when one_hz_enable is asserted. When the internal counter reaches zero, the Expired signal is asserted and the countdown halts until Start_Timer is once again asserted. Within timer is the divider that converts the 25MHz master clock into an one_hz_enable signal that's asserted for just 1 cycle out of every 25,000,000 cycles (i.e., once per second). The one_hz_enable is used by the Timer module and for making the LED blink with a two-second period. The divider needs to reset when Start_Timer is asserted so that the first one_hz_enable after the timer starts to count comes a full second after the timer has been started.

Anti-theft FSM

This finite state machine controls the sequencing for the system. The system has four major modes of operation:

1. **Armed:** The status indicator should be blinking with a two-second period; the siren is off. If the ignition switch is turned on then go to Disarmed mode, otherwise when a door opens start the appropriate countdown and go to Triggered mode. This is the state the FSM should have when the system is powered on.
2. **Triggered:** The status indicator light should be constantly on; the siren is off. If the ignition switch is turned on, go to Disarmed mode. If the countdown expires before the ignition is turned on, go to Sound Alarm Mode.
3. **Sound Alarm:** The status indicator light and siren should be constantly on. The alarm should continue to sound until either T_ALARM_ON seconds after all the doors have closed (at which point go to Armed mode) or the ignition switch is turned on (at which point go to Disarmed mode).
4. **Disarmed:** The status indicator light and siren should be off. Wait until the ignition switch is turned off, followed by the driver's door opening and closing, then after T_ARM_DELAY seconds go to Armed mode.

Note that more than one FSM state may be needed to implement the required functionality of each mode, i.e. your state transition diagram will have many more than 4 states.

Fuel Pump Logic

This simple FSM controls the power to the fuel pump. Power is disabled when the ignition switch is turned off and only enabled when the appropriate sequence of sensor values is received (see description above).

Siren Generator

This module generates an audio-frequency square wave (i.e., a sequence of alternating 0's and 1's) that can be used to drive an external speaker. At a minimum your generator should alternate at couple of second intervals between a 440Hz tone and 880Hz tone.



Lab Task

Please have the following available during submission.

- FSM State Transition Diagram.
- System Verilog Code of each module along with its test bench.
- Instantiate and connect the modules together and verify the functionality.

Give answers to the following questions.

- What could happen if an input were not synchronized to the clock?
- Describe your fuel pump and siren sound generator logic.
- Describe your divider module.
- Describe the design flow for your system.