



NUST CHIP DESIGN CENTRE

Digital Design and Verification

Lab Manual # 08 – Combinational Circuits using System Verilog


<u>Name</u>	<u><i>Khalil Rehman</i></u>
<u>Instructor</u>	<u><i>Hira Sohail</i></u>
<u>Date</u>	<u><i>30 July 2025</i></u>

1. In-Lab Tasks: (Write your lab task & screenshots here)

i. Task 1:

1.1

Power Report:




Waveform:




1.2

Power Report:




Waveform:




1.3

Power Report:



Waveform:




ii. Task 2:

Power Report:




Waveform:




iii. Task 3:


Power Report:



Waveform:




FPGA:




iv. Task 4:


Power Report:



Waveform:




FPGA :




v. Task 5:

Power Report:



Waveform:



Critical Analysis:

I explored various essential digital logic components using three different modeling levels: behavioral, dataflow (gate-level), and structural. Starting with a 4x1 multiplexer, I implemented and understood how logic can be expressed differently based on the abstraction level. I then designed BCD to 7-segment decoder, decimal to BCD converter, a 4-bit barrel shifter using left shifts, and finally, the carry look-ahead adder logic. This lab significantly improved my understanding of combinational logic design, modular coding, and simulation in SystemVerilog.