



NUST CHIP DESIGN CENTRE

Digital Design Verification


Lab Manual # 09 – Sequential Circuits using System Verilog (Counters / Digital clocks)

<u>Name</u>	<i><u>Khalil Rehman</u></i>
<u>Instructor</u>	<i><u>Hira Sohail</u></i>
<u>Date</u>	<i><u>31 July 2025</u></i>


1. In-Lab Tasks: (Write your lab task & screenshots here)

i. Task 1:


Power Report:



Schematic Diagram:




Waveform:




ii. Task 2:


Power Report:



Schematic Diagram:




Waveform:




iii. Task 3:


Power Report:



Schematic Diagram:




Waveform:




iv. Task 4:

4.1


Power Report:



Schematic Diagram:



Waveform:




4.2


Power Report:



Schematic Diagram:



Waveform:



v. Task 5: