



NUST CHIP DESIGN CENTRE

## **Digital Design Verification Training DLD**

### **Task: 4-bit ALU**

<b><u>Name</u></b>	<i><u>Khalil Rehman</u></i>
<b><u>Instructor</u></b>	<i><u>Hira Sohail</u></i>
<b><u>Date</u></b>	<i><u>30 July 2025</u></i>

**1. In-Lab Tasks:**

**i. Task 1:**

SV file attached

**ii. Task 2:**


Testbench file attached

**iii. Task 3:**

Attached


**iv. Task 4:**

Attached



## v. Task 5:

### RTL Diagram



## vi. Task 6:

### Power Report

