

# Lab2

## 1.实验目的与内容


- 掌握寄存器堆 (Register File) 功能、时序及其应用
- 掌握存储器的功能、时序
- 熟练掌握数据通路和控制器的设计和描述方法

## 2.逻辑设计

### 2.1寄存器堆设计

#### □ 寄存器堆介绍

- ✓ 处理器的32个通用寄存器位于一个叫做寄存器堆 (register file) 的结构中。
- ✓ 1个写端口
  - WA: 写地址
  - WD: 写入数据
  - WE: 写使能
- ✓ 2个读端口
  - RA0、RA1: 读地址
  - RD0、RD1: 读出数据



三端口的 $2^m \times n$ 位寄存器堆外形图

```
1 module register_file #(parameter WIDTH = 32)
2 (
3     input clk,
4     input [4:0] ra0,
5     output [WIDTH-1:0] rd0,
6     input [4:0] ra1,
7     output [WIDTH-1:0] rd1,
8     input [4:0] wa,
9     input we,
```

```

10  input [WIDTH-1:0] wd
11  );
12
13  reg [WIDTH-1:0] regfile [0:31];
14
15  assign rd0 = (ra0 == 0) ? 0 : regfile[ra0];
16  assign rd1 = (ra1 == 0) ? 0 : regfile[ra1];
17
18  always @(posedge clk) begin
19      if (we && wa != 0)
20          regfile[wa] <= wd;
21  end
22
23  endmodule

```

## 2.2 IP: RAM存储器设计

### 2.2.1 分布式 $16 \times 8$ 位单端口RAM

☐ Show disabled ports

Component Name dist

---

**memory config**   Port config   RST & Initialization

---

**Options**

Depth 16 [16 - 65536]

Data Width 8 [1 - 1024]

---

**Memory Type**

---


**Memory Type**

☐ ROM  
☒ Single Port RAM  
☐ Simple Dual Port RAM  
☐ Dual Port RAM

### 2.2.2 块式 $16 \times 8$ 位单端口RAM

- write first)


☐ Show disabled ports



Basic	Port A Options	Other Options	Summary
<b>Memory Size</b>			
Write Width	8	Range: 1 to 4608 (bits)	
Read Width	8		
Write Depth	16	Range: 2 to 1048576	
Read Depth	16		
Operating Mode	Write First	Enable Port Type	Always Enabled
<b>Port A Optional Output Registers</b>			
<input type="checkbox"/> Primitives Output Register <input type="checkbox"/> Core Output Register			
<input type="checkbox"/> SoftECC Input Register <input type="checkbox"/> REGCEA Pin			
<b>Port A Output Reset Options</b>			

- read first)


☐ Show disabled ports



Basic	Port A Options	Other Options	Summary
<b>Memory Size</b>			
Write Width	8	Range: 1 to 4608 (bits)	
Read Width	8		
Write Depth	16	Range: 2 to 1048576	
Read Depth	16		
Operating Mode	Read First	Enable Port Type	Always Enabled
<b>Port A Optional Output Registers</b>			
<input type="checkbox"/> Primitives Output Register <input type="checkbox"/> Core Output Register			
<input type="checkbox"/> SoftECC Input Register <input type="checkbox"/> REGCEA Pin			

- no change)


☐ Show disabled ports



Basic	Port A Options	Other Options	Summary
<b>Memory Size</b>			
Write Width	8	Range: 1 to 4608 (bits)	
Read Width	8		
Write Depth	16	Range: 2 to 1048576	
Read Depth	16		
Operating Mode	No Change	Enable Port Type	Always Enabled
<b>Port A Optional Output Registers</b>			
<input type="checkbox"/> Primitives Output Register <input type="checkbox"/> Core Output Register			
<input type="checkbox"/> SoftECC Input Register <input type="checkbox"/> REGCEA Pin			

- primitive)


☐ Show disabled ports



Basic	Port A Options	Other Options	Summary
<b>Memory Size</b>			
Write Width	8	Range: 1 to 4608 (bits)	
Read Width	8		
Write Depth	16	Range: 2 to 1048576	
Read Depth	16		
Operating Mode	Write First	Enable Port Type	Always Enabled
<b>Port A Optional Output Registers</b>			
<input checked="" type="checkbox"/> Primitives Output Register <input type="checkbox"/> Core Output Register			
<input type="checkbox"/> SoftECC Input Register <input type="checkbox"/> REGCEA Pin			

• core)


☐ Show disabled ports



Basic	Port A Options	Other Options	Summary
<b>Memory Size</b>			
Write Width	8	Range: 1 to 4608 (bits)	
Read Width	8		
Write Depth	16	Range: 2 to 1048576	
Read Depth	16		
Operating Mode	Write First	Enable Port Type	Always Enabled
<b>Port A Optional Output Registers</b>			
<input type="checkbox"/> Primitives Output Register <input checked="" type="checkbox"/> Core Output Register			
<input type="checkbox"/> SoftECC Input Register <input type="checkbox"/> REGCEA Pin			

• both)

☐ Show disabled ports



Basic	Port A Options	Other Options	Summary
<b>Memory Size</b>			
Write Width	8	Range: 1 to 4608 (bits)	
Read Width	8		
Write Depth	16	Range: 2 to 1048576	
Read Depth	16		
Operating Mode	Write First	Enable Port Type	Always Enabled
<b>Port A Optional Output Registers</b>			
<input checked="" type="checkbox"/> Primitives Output Register <input checked="" type="checkbox"/> Core Output Register			
<input type="checkbox"/> SoftECC Input Register <input type="checkbox"/> REGCEA Pin			

• coe文件

```


1 memory_initialization_radix = 16
2 memory_initialization_vector = 23 f4 07 21 11 ff AB e1 00 01 00 01 00 0A 00
  00

```

## 2.3利用寄存器堆实现 FIFO 队列


### 2.3.1

FIFO的输入输出



它的数据通路如下,

- 显示队列数据和出入状态



**\* 省略了clk (100MHz) 和 rst (button)**

模块层次图

```

1 fifo (FIFO.v):
2   RF: reg_file
3   SEDG_enq: signal_edge
4   SEDG_deq: signal_edge
5   LCU: list_control_unit
6   SDU: seg_unit

```


## 2.3.2 各模块代码

### 寄存器堆

```
1 module reg_file (  
2     input clk,  
3     input [2:0] ra0,      // read address 0  
4     input [2:0] ra1,      // read address 1  
5     input we,             // write enable  
6     input [2:0] wa,      // write address  
7     input [3:0] wd,      // write data  
8     output [3:0] rd0,    // read data 0  
9     output [3:0] rd1     // read data 1  
10 );  
11 reg [3:0] regfile [0:7];  
12 assign rd0 = (ra0 == 0) ? 0 : regfile[ra0];  
13 assign rd1 = (ra1 == 0) ? 0 : regfile[ra1];  
14  
15 always @(posedge clk) begin  
16     if (we && wa != 0)  
17         regfile[wa] <= wd;  
18 end  
19 endmodule //reg_file
```

### 取边沿模块

(两级同步取边沿是为了防止亚稳态干扰)




```
1 module signal_edge(  
2     input clk,  
3     input a,          // 输入信号  
4     output s,         // 同步后的信号  
5     output p          // 信号的边沿信号  
6 );  
7 reg st;              // 输入信号的状态  
8 reg temp_s;          // 同步后的信号的状态  
9 reg pt;              // 上一个同步后的信号的状态
```

```

10
11  always @(posedge clk) begin
12      st <= a;           // 记录当前输入信号的状态
13      temp_s <= st;      // 将输入信号同步到时钟上升沿，得到同步后的信号
14      pt <= temp_s;      // 记录上一个同步后的信号的状态
15  end
16
17  assign s = temp_s;     // 输出同步后的信号
18  assign p = temp_s & ~pt; // 计算边沿信号
19
20  endmodule
21

```

## 状态机模块



```

1  module FSM(
2      input clk,           //时钟信号
3      input enq,           //入队标志
4      input deq,           //出队标志
5      input rst,           //同步复位(高电平有效)
6      input full,         //队满标志
7      input empty,        //队空标志
8      output reg [1:0] state //状态
9  );
10
11  //定义状态
12  parameter IDLE = 2'b00; //空状态
13  parameter ENQU = 2'b01; //入队状态
14  parameter DEQU = 2'b10; //出队状态
15  //parameter DONE = 2'b11;

```

```
16 //定义现态和次态
17 reg [1:0] curr_state;
18 reg [1:0] next_state;
19
20 //FSM第一段，描述状态切换
21 always @(posedge clk or posedge rst) begin
22     if(rst) begin
23         curr_state <= IDLE;
24     end
25     else begin
26         curr_state <= next_state;
27     end
28 end
29
30 //FSM第二段，判断状态转移条件，描述状态转移规律
31 always @(*) begin
32     case (curr_state)
33         IDLE:
34             if(enq & ~full) begin
35                 next_state <= ENQU;
36             end
37             else if(deq & ~empty) begin
38                 next_state <= DEQU;
39             end
40             else begin
41                 next_state <= IDLE;
42             end
43
44         ENQU:
45             if(enq & ~full) begin
46                 next_state <= ENQU;
47             end
48             else if(deq & ~empty) begin
49                 next_state <= DEQU;
50             end
51             else begin
52                 next_state <= IDLE;
53             end
54
55         DEQU:
56             if(enq & ~full) begin
57                 next_state <= ENQU;
58             end
59             else if(deq & ~empty) begin
60                 next_state <= DEQU;
61             end
62             else begin
```



```

63     next_state <= IDLE;
64 end
65
66 default:
67     next_state <= IDLE;
68 endcase
69 end
70
71 //FSM第三段，描述状态输出，Moore型输出
72 always @(posedge clk) begin
73     state <= curr_state;
74 end
75
76 endmodule

```

## LCU模块

```

1  //LCU
2  module list_control_unit (
3      input clk,                // clock (100 MHz, 高电平有效)
4      input rst,                // 同步复位 (高电平有效)
5      input [3:0] in,           // 入队数据
6      input enq,                // 入队边缘
7      input deq,                // 出队边缘
8      input [3:0] rd,           // 写端口数据
9      output full,
10     output empty,              // 队列空标志
11     output reg [3:0] out,       // 出队数据
12     output [2:0] ra,           // 读端口地址
13     output we,                 // 写使能
14     output [2:0] wa,           // 写端口地址
15     output [3:0] wd,           // 写端口数据
16     output reg [7:0] valid      // 数据有效标志
17 );
18
19     reg [2:0] head;             // 头指针
20     reg [2:0] tail;            // 尾指针
21     wire [1:0] state;          // 状态
22
23     assign full = &valid;       // 当标志的每一位都为1时,说明队列已满
24     assign empty = ~(|valid);   // 当标志的每一位都为0时,说明队列为空
25
26     assign ra = head;           // 从寄存器文件中读数据(出队),读端口地址等于队头
27     assign we = enq & ~full & ~rst; // 允许向寄存器中写数据即允许入队且复位信号无效
28     assign wa = tail;          // 向寄存器文件中写数据(入队),写端口地址等于队尾
29     assign wd = in;             // 读入寄存器文件的数据等于输入数据

```

```

30
31 // 状态产生
32 FSM fsm(
33     .clk(clk),
34     .enq(enq),
35     .deq(deq),
36     .rst(rst),
37     .full(full),
38     .empty(empty),
39     .state(state)
40 );
41
42 always @(posedge clk or posedge rst) begin
43     if (rst) begin
44         valid <= 8'h0;
45         head <= 3'h0;
46         tail <= 3'h0;
47         out <= 3'h0;
48     end
49     else if (state == 2'b00) begin
50         valid <= valid;
51         head <= head;
52         tail <= tail;
53         out <= out;
54     end
55     else if (state == 2'b01) begin
56         valid[tail] <= 1'b1; // 赋有效位
57         tail <= tail + 1; // 队伍前进
58     end
59     else if (state == 2'b10) begin
60         valid[head] <= 1'b0;
61         head <= head + 1;
62         out <= rd;
63     end
64 end
65
66 endmodule
67

```

## SDU

```

1 module seg_unit(
2     input clk,
3     input [3:0] data,
4     input [7:0] valid,
5     output reg [2:0] addr,

```

```

6   output [2:0] san,
7   output [3:0] sdata
8 );
9   parameter COUNTER_MAX = 250000;
10  // Counter: slow the clock down to 400Hz
11  wire clk_400hz;
12  reg [17:0] counter; // 计数器，用于降低时钟频率
13  assign clk_400hz = ~(|counter); // clk_400hz = (counter == 0), 降低时钟频率到
400Hz
14
15  reg [2:0] san_reg; // 段选信号寄存器
16  reg [3:0] sdata_reg; // 段码数据寄存器
17
18  always @(posedge clk) begin
19      if (counter >= COUNTER_MAX - 1) begin
20          counter <= 0;
21          addr <= addr + 1; //当前数码管后的以为用来显示
22      end
23      else
24          counter <= counter + 1;
25  end
26
27  // 段选
28  always @(posedge clk) begin
29      if (clk_400hz && valid[addr]) begin // 400Hz且对应地址的有效信号为1
30          san_reg <= addr; // 将地址存储到段选信号寄存器中
31          sdata_reg <= data; // 将数据存储在段码数据寄存器中
32      end
33  end
34
35  assign sdata = (|valid) ? sdata_reg : 4'h0000; // 如果有效信号全为0，则输出全
0，否则输出段码数据
36  assign san = (|valid) ? san_reg : 3'h000; // 如果有效信号全为0，则输出全0，否则
输出段选信号
37
38  endmodule

```

## fifo

```

1  module fifo(
2      input clk,
3      input rst,
4      input enq,
5      input [3:0] in, // enqueue data
6      input deq,
7      output [3:0] out, // dequeue data

```

```

8     output full,
9     output empty,
10    output [2:0] an, // segment display selection
11    output [3:0] seg // segment display data
12 );
13
14    // wires
15    wire enq_edge;
16    wire deq_edge;
17    wire we;
18    wire [2:0] ra0, ra1, wa;
19    wire [3:0] rd0, rd1, wd;
20    wire [7:0] valid;
21
22    // datapath
23    reg_file RF(
24        .clk(clk),
25        .ra0(ra0),
26        .ra1(ra1),
27        .we (we),
28        .wa (wa),
29        .wd (wd),
30        .rd0(rd0),
31        .rd1(rd1)
32    );
33
34    signal_edge SEDG_enq(
35        .clk(clk),
36        .a (enq),
37        .p (enq_edge)
38    );
39
40    signal_edge SEDG_deq(
41        .clk(clk),
42        .a (deq),
43        .p (deq_edge)
44    );
45
46    list_control_unit LCU(
47        .clk (clk),
48        .rst (rst),
49        .in (in),
50        .enq (enq_edge),
51        .deq (deq_edge),
52        .rd (rd0),
53        .full (full),
54        .empty (empty),

```

```

55     .out (out),
56     .ra (ra0),
57     .we (we),
58     .wa (wa),
59     .wd (wd),
60     .valid(valid)
61 );
62
63     seg_unit SDU(
64         .clk (clk),
65         .data (rd1),
66         .valid (valid),
67         .addr (ra1),
68         .san (an),
69         .sdata(seg)
70     );
71 endmodule

```

## 3.仿真结果与分析

### 3.1寄存器堆

#### 仿真文件

```

1  `timescale 1ns / 1ps
2
3  module testbench();
4      parameter width = 32;
5      reg clk;
6      reg [4:0] ra0;
7      reg [4:0] ra1;
8      reg [4:0] wa;
9      reg we;
10     reg [width-1:0] wd;
11     wire [width-1:0] rd0;
12     wire [width-1:0] rd1;
13
14     register_file regfile(
15         .clk(clk),
16         .ra0(ra0),
17         .ra1(ra1),
18         .wa(wa),
19         .we(we),
20         .wd(wd),


```

```

21     .rd0(rd0),
22     .rd1(rd1)
23 );
24
25 initial begin
26     clk = 0;
27     ra0 = 5'h01;
28     ra1 = 5'h11;
29     forever #1 clk = ~clk;
30 end
31
32 initial begin
33     we = 1'b0;
34     wa = 5'h01;
35     wd = 32'h66666666;
36     #5
37     we = 1'b1;
38     #10
39     wa = 5'h11;
40     wd = 32'h99999999;
41     #10
42     we = 1'b0;
43     wd = 32'h12345678;
44     #10
45     we = 1'b1;
46     #10
47     we = 1'b0;
48     wa = 5'h01;
49     #10
50     we = 1'b1;
51     #10
52     $finish;
53 end
54 endmodule
55

```

## 仿真波形



## 3.2IP\_RAM

### 仿真文件

```
1
2 `timescale 1ns / 1ps
3
4 module ip_sim();
5     // shared input signals
6     reg clk;
7     reg [3:0] addr;
8     reg [7:0] in;
9     reg we;
10    parameter sec = 10;
11
12    initial begin
13        clk = 1'b0;
14        forever
15            #1 clk <= ~clk;
16    end
17
18    integer i;
19    initial begin
20
21        addr <= 4'h0;
22        in <= 8'h00;
23        we <= 1'b0;
24        for (i = 0; i < 16; i = i + 1) begin
25            #sec addr <= i;
26        end
27
28        addr <= 4'h0;
29        in <= 8'h00;
30        we <= 1'b1;
31        for (i = 0; i < 16; i = i + 1) begin
32            #sec addr <= i;
33            in <= i + 16'h10;
34        end
35
36        addr <= 4'h0;
37        in <= 8'h00;
38        we <= 1'b0;
39        for (i = 0; i < 16; i = i + 1) begin
40            #sec addr <= i;
41        end
42        #sec $finish;
43    end
```

```
44
45
46 wire [7:0] out_block1;
47 wire [7:0] out_block2;
48 wire [7:0] out_block3;
49 wire [7:0] out_block4;
50 wire [7:0] out_block5;
51 wire [7:0] out_block6;
52
53
54 // Instantiate memory block 1
55 blk1 test_block1(
56     .clka(clk),
57     .addra(addr),
58     .dina(in),
59     .douta(out_block1),
60     .wea(we)
61 );
62
63 // Instantiate memory block 2
64 blk2 test_block2(
65     .clka(clk),
66     .addra(addr),
67     .dina(in),
68     .douta(out_block2),
69     .wea(we)
70 );
71
72 // Instantiate memory block 3
73 blk3 test_block3(
74     .clka(clk),
75     .addra(addr),
76     .dina(in),
77     .douta(out_block3),
78     .wea(we)
79 );
80
81 blk4 test_block4(
82     .clka(clk),
83     .addra(addr),
84     .dina(in),
85     .douta(out_block4),
86     .wea(we)
87 );
88
89 blk5 test_block5(
90     .clka(clk),
```




```

91     .addra(addr),
92     .dina(in),
93     .douta(out_block5),
94     .wea(we)
95 );
96
97 blk6 test_block6(
98     .clka(clk),
99     .addra(addr),
100    .dina(in),
101    .douta(out_block6),
102    .wea(we)
103 );
104
105 // Instantiate distributed memory block
106 wire [7:0] out_dist;
107 dist test_dist(
108     .clk(clk),
109     .a(addr),
110     .d(in),
111     .we(we),
112     .spo(out_dist)
113 );
114
115 endmodule

```

## 仿真波形



## 3.3FIFO

## 仿真文件

```
1  module fifo_sim();
2      reg clk;
3      reg rst;
4      reg enq;
5      reg deq;
6      reg [3:0] in;
7      wire [3:0] out;
8      wire full;
9      wire empty;
10     fifo test(
11         .clk(clk),
12         .rst(rst),
13         .enq(enq),
14         .deq(deq),
15         .in(in),
16         .out(out),
17         .full(full),
18         .empty(empty)
19     );
20     initial begin
21         clk <= 1'b0;
22         forever
23             #1 clk <= ~clk;
24     end
25     initial begin
26         rst <= 1'b1;
27         #5 rst <= 1'b0;
28     end
29     initial begin
30         enq <= 1'b0;
31         deq <= 1'b0;
32         in <= 4'h0;
33         for (integer i = 0; i < 9; i = i + 1) begin
34             #20 enq <= 1'b1; // enqueue
35             in <= i;
36             #20 enq <= 1'b0;
37         end
38         #20 enq <= 1'b1; // invalid enqueue
39         in <= 4'h9;
40         #20 enq <= 1'b0;
41         #20 enq <= 1'b1; // invalid enqueue
42         in <= 4'hA;
43         #20 enq <= 1'b0;
44         for (integer i = 0; i < 9; i = i + 1) begin
45             #20 deq <= 1'b1; // dequeue
```

```

46     #20 deq <= 1'b0;
47     end
48     #20 deq <= 1'b1; // invalid dequeue
49     #20 deq <= 1'b0;
50     #20 deq <= 1'b1; // invalid dequeue
51     #20 deq <= 1'b0;
52     #20 $finish;
53     end
54 endmodule
55


```

## 仿真波形



## 4.电路设计与分析

### FIFO的RTL分析电路



## 5.IP部分的比较


- 分布式RAM读数据的延迟时间小于块式RAM

- 块式RAM采用write first、read first和no change，呈现出的write first优先写入接着读取数据，read first优先读取接着写入数据，显示的块式RAM后者慢于前者，且有迟滞。no change在写使能信号为1时，不读、写入数据。
- primitive register模式和core register模式时序几乎无差异，但是core register从原理上延迟要小于前者。


二者并用则会使得延迟更高。

## 6. 下载测试


初始：




进队



出队:



置位:



成功!

## 7.总结收获

收获:

- 对数码管的使用有了清晰的认识
- 学会了寄存器堆的使用和设计
- 了解IP的使用知识, RAM

建议:

- 实验PPT真是极不合理!