Lab2

1.实验目的与内容

- 掌握寄存器堆 (Register File) 功能、时序及其应用
- 掌握存储器的功能、时序
- 熟练掌握数据通路和控制器的设计和描述方法

2.逻辑设计

2.1寄存器堆设计

□ 寄存器堆介绍

✓ 处理器的32个通用寄存器位于一个叫做寄存器堆 (register file) 的结构中。

✓ 1个写端口

- WA: 写地址


- WD: 写入数据

- WE: 写使能

✓ 2个读端口

- RA0、RA1: 读地址

- RD0、RD1: 读出数据



三端口的2m×n位寄存器堆外形图

```
module register_file #(parameter WIDTH = 32)

(
input clk,
input [4:0] ra0,
output [WIDTH-1:0] rd0,
input [4:0] ra1,
output [WIDTH-1:0] rd1,
input [4:0] wa,
input [4:0] wa,
input we,
```

```
input [WIDTH-1:0] wd
input [WIDTH-1:0] regfile [0:31];


reg [WIDTH-1:0] regfile [0:31];

assign rd0 = (ra0 == 0) ? 0 : regfile[ra0];
assign rd1 = (ra1 == 0) ? 0 : regfile[ra1];

always @(posedge clk) begin
if (we && wa != 0)
    regfile[wa] <= wd;
end
end
end
end</pre>
```


2.2 IP: RAM存储器设计

2.2.1分布式 16×8 位单端口RAM



2.2.2块式 16×8 位单端口RAM

• write first)




Primitives Output Register

SoftECC Input Register

Core Output Register

REGCEA Pin

• primitive)




• coe文件

```
1 memory_initialization_radix = 16
2 memory_initialization_vector = 23 f4 07 21 11 ff AB e1 00 01 00 01 00 0A 00 00
```

2.3利用寄存器堆实现 FIFO 队列


2.3.1

FIFO的输入输出



它的数据通路如下,

- 显示队列数据和出入状态



* 省略了clk (100MHz) 和 rst (button)

模块层次图

```
1 fifo (FIFO.v):
2  RF: reg_file
3  SEDG_enq: signal_edge
4  SEDG_deq: signal_edge
5  LCU: list_control_unit
6  SDU: seg_unit
```


2.3.2 各模块代码

寄存器堆


```
module reg_file (
     input clk,
    input [2:0] ra0, // read address 0
    input [2:0] ra1,
    input we,
    input [2:0] wa,
    input [3:0] wd,
                         // write data
    output [3:0] rd0,
    output [3:0] rd1
                         // read data 1
11
    reg [3:0] regfile [0:7];
12
    assign rd0 = (ra0 == 0) ? 0 : regfile[ra0];
    assign rd1 = (ra1 == 0) ? 0 : regfile[ra1];
    always @(posedge clk) begin
       if (we && wa != 0)
         regfile[wa] <= wd;</pre>
19 endmodule //reg_file
```

取边沿模块

(两级同步取边沿是为了防止亚稳态干扰)



状态机模块



```
17 reg [1:0] curr_state;
18 reg [1:0] next_state;
    always @(posedge clk or posedge rst) begin
     if(rst) begin
        curr_state <= IDLE;</pre>
      else begin
       curr_state <= next_state;</pre>
    always @(*) begin
      case (curr state)
        IDLE:
        if(enq & ~full) begin
         next_state <= ENQU;</pre>
        else if(deq & ~empty) begin
          next_state <= DEQU;</pre>
        else begin
         next_state <= IDLE;</pre>
        end
        ENQU:
        if(enq & ~full) begin
         next_state <= ENQU;</pre>
        else if(deq & ~empty) begin
          next_state <= DEQU;</pre>
        else begin
         next_state <= IDLE;</pre>
        DEQU:
        if(enq & ~full) begin
         next_state <= ENQU;</pre>
        else if(deq & ~empty) begin
          next_state <= DEQU;</pre>
        else begin
```

```
63 next_state <= IDLE;
64 end
65
66 default:
67 next_state <= IDLE;
68 endcase
69 end
70
71 //FSM第三段,描述状态输出,Moore型输出
72 always @(posedge clk) begin
73 state <= curr_state;
74 end
75
76 endmodule
```

LCU模块

```
1 //LCU
   module list control unit (
       input clk,
                             // 同步复位 (高电平有效)
       input rst,
       input [3:0] in,
       input enq,
       input deq,
       input deq,
input [3:0] rd,
       output full,
      output empty, // 队列空标志
output reg [3:0] out, // 出队数据
      output [2:0] ra, // 读端口地址
      output we,

      output we,
      // 写使能

      output [2:0] wa,
      // 写端口地址

      output [3:0] wd,
      // 写端口数据

       output reg [7:0] valid // 数据有效标志
17 );
       reg [2:0] head; // 头指针
       reg [2:0] tail;
       wire [1:0] state; // 状态
       assign full = &valid; // 当标志的每一位都为1时,说明队列已满
       assign empty = ~(|valid); // 当标志的每一位都为0时,说明队列为空
       assign ra = head; // 从寄存器文件中读数据(出队),读端口地址等于队头
       assign we = enq & ~full & ~rst; // 允许向寄存器中写数据即允许入队且复位信号无效
       assign wa = tail; // 向寄存器文件中写数据(入队),写端口地址等于队尾
                               // 读入寄存器文件的数据等于输入数据
       assign wd = in;
```

```
.clk(clk),
         .enq(enq),
         .deq(deq),
         .rst(rst),
         .full(full),
         .empty(empty),
        .state(state)
    );
    always @(posedge clk or posedge rst) begin
        if (rst) begin
            valid <= 8'h0;</pre>
            head <= 3'h0;
            tail <= 3'h0;
            out <= 3'h0;
        else if (state == 2'b00) begin
            valid <= valid;</pre>
            head <= head;
            tail <= tail;</pre>
            out <= out;</pre>
        end
        else if (state == 2'b01) begin
            valid[tail] <= 1'b1;//赋有效位
            tail <= tail + 1;//队伍前进
        end
        else if (state == 2'b10) begin
            valid[head] <= 1'b0;</pre>
            head <= head + 1;
            out <= rd;
        end
    end
endmodule
```

SDU

```
1 module seg_unit(
2  input clk,
3  input [3:0] data,
4  input [7:0] valid,
5  output reg [2:0] addr,
```

```
output [2:0] san,
     output [3:0] sdata
8);
    parameter COUNTER MAX = 250000;
11
    wire clk 400hz;
     reg [17:0] counter; // 计数器,用于降低时钟频率
     assign clk_400hz = ~(|counter); // clk_400hz = (counter == 0),降低时钟频率到
     reg [2:0] san reg; // 段选信号寄存器
     reg [3:0] sdata reg; // 段码数据寄存器
     always @(posedge clk) begin
      if (counter >= COUNTER_MAX - 1) begin
        counter <= 0;</pre>
        addr <= addr + 1; //当前数码管后的以为用来显示
      else
        counter <= counter + 1;</pre>
     always @(posedge clk) begin
      if (clk_400hz && valid[addr]) begin // 400Hz且对应地址的有效信号为1
        san reg <= addr; // 将地址存储到段选信号寄存器中
        sdata_reg <= data; // 将数据存储到段码数据寄存器中
     assign sdata = (|valid) ? sdata_reg : 4'h0000; // 如果有效信号全为0,则输出全
     assign san = (|valid) ? san_reg : 3'h000; // 如果有效信号全为0,则输出全0,否则
38 endmodule
```

fifo

```
module fifo(
input clk,
input rst,
input enq,
input [3:0] in, // enqueue data
input deq,
output [3:0] out, // dequeue data
```

```
output full,
output empty,
output [2:0] an, // segment display selection
output [3:0] seg // segment display data
// wires
wire enq_edge;
wire deq_edge;
wire we;
wire [2:0] ra0, ra1, wa;
wire [3:0] rd0, rd1, wd;
wire [7:0] valid;
// datapath
reg file RF(
  .clk(clk),
  .ra0(ra0),
  .ra1(ra1),
  .we (we),
  .wa (wa),
  .wd (wd),
  .rd0(rd0),
  .rd1(rd1)
signal_edge SEDG_enq(
 .clk(clk),
  .a (enq),
  .p (enq_edge)
signal_edge SEDG_deq(
  .clk(clk),
  .a (deq),
  .p (deq_edge)
list_control_unit LCU(
  .clk (clk),
  .rst (rst),
  .in (in),
  .enq (enq_edge),
  .deq (deq_edge),
  .rd (rd0),
  .full (full),
  .empty (empty),
```

3.仿真结果与分析


3.1寄存器堆

仿直文件

```
`timescale 1ns / 1ps
3 module testbench();
     parameter width = 32;
     reg clk;
     reg [4:0] ra0;
     reg [4:0] ra1;
     reg [4:0] wa;
     reg we;
     reg [width-1:0] wd;
     wire [width-1:0] rd0;
12
     wire [width-1:0] rd1;
     register_file regfile(
       .clk(clk),
        .ra0(ra0),
       .ra1(ra1),
        .wa(wa),
        .we(we),
        .wd(wd),
```

```
.rd0(rd0),
    .rd1(rd1)
  initial begin
    clk = 0;
    ra0 = 5'h01;
    ra1 = 5'h11;
    forever #1 clk = ~clk;
  initial begin
    we = 1'b0;
    wa = 5'h01;
    wd = 32'h666666666;
    we = 1'b1;
    wa = 5'h11;
    #10
    we = 1'b0;
    wd = 32'h12345678;
    #10
    we = 1'b1;
    #10
    we = 1'b0;
    wa = 5'h01;
    #10
   we = 1'b1;
    #10
    $finish;
endmodule
```

仿真波形



3.2IP RAM


仿真文件

```
`timescale 1ns / 1ps
4 module ip sim();
    reg clk;
     reg [3:0] addr;
     reg [7:0] in;
     reg we;
     parameter sec = 10;
11
     initial begin
      clk = 1'b0;
      forever
      #1 clk <= ~clk;
     integer i;
     initial begin
     addr <= 4'h0;
     in <= 8'h00;
     we <= 1'b0;
     for (i = 0; i < 16; i = i + 1) begin
      #sec addr <= i;</pre>
     addr <= 4'h0;
     in <= 8'h00;
    we <= 1'b1;
     for (i = 0; i < 16; i = i + 1) begin
      #sec addr <= i;</pre>
      in <= i + 16'h10;
     addr <= 4'h0;
     in <= 8'h00;
     we <= 1'b0;
     for (i = 0; i < 16; i = i + 1) begin
      #sec addr <= i;</pre>
     #sec $finish;
```

```
46 wire [7:0] out_block1;
47 wire [7:0] out_block2;
48 wire [7:0] out_block3;
49 wire [7:0] out block4;
50 wire [7:0] out_block5;
51 wire [7:0] out_block6;
55 blk1 test block1(
        .clka(clk),
        .addra(addr),
        .dina(in),
        .douta(out_block1),
        .wea(we)
64 blk2 test block2(
        .clka(clk),
        .addra(addr),
        .dina(in),
        .douta(out_block2),
        .wea(we)
73 blk3 test_block3(
        .clka(clk),
        .addra(addr),
        .dina(in),
        .douta(out_block3),
        .wea(we)
81 blk4 test_block4(
        .clka(clk),
        .addra(addr),
        .dina(in),
        .douta(out_block4),
        .wea(we)
   blk5 test_block5(
        .clka(clk),
```

```
.addra(addr),
         .dina(in),
         .douta(out_block5),
         .wea(we)
     );
     blk6 test block6(
         .clka(clk),
         .addra(addr),
         .dina(in),
         .douta(out block6),
         .wea(we)
    );
     // Instantiate distributed memory block
     wire [7:0] out dist;
     dist test dist(
             .clk(clk),
             .a(addr),
             .d(in),
111
             .we(we),
112
             .spo(out dist)
113
114
     endmodul
```

仿真波形



3.3FIFO

仿真文件

```
module fifo_sim();
     reg clk;
     reg rst;
     reg enq;
     reg deq;
     reg [3:0] in;
     wire [3:0] out;
     wire full;
     wire empty;
     fifo test(
11
        .clk(clk),
12
       .rst(rst),
       .enq(enq),
      .deq(deq),
       .in(in),
      .out(out),
       .full(full),
       .empty(empty)
     initial begin
       clk <= 1'b0;
       forever
         #1 clk <= ~clk;
     end
     initial begin
       rst <= 1'b1;
       #5 rst <= 1'b0;
     initial begin
       enq <= 1'b0;
       deg <= 1'b0;
       in <= 4'h0;
       for (integer i = 0; i < 9; i = i + 1) begin
         in <= i;
         #20 enq <= 1'b0;
       #20 enq <= 1'b1; // invalid enqueue
       in <= 4'h9;
       #20 enq <= 1'b0;
       #20 enq <= 1'b1; // invalid enqueue
       in <= 4'hA;
       #20 enq <= 1'b0;
       for (integer i = 0; i < 9; i = i + 1) begin
         #20 deq <= 1'b1; // dequeue
```

```
#20 deq <= 1'b0;

end

#20 deq <= 1'b1; // invalid dequeue

#20 deq <= 1'b0;

#20 deq <= 1'b1; // invalid dequeue

#20 deq <= 1'b1; // invalid dequeue

#20 deq <= 1'b0;


#20 deq <= 1'b0;

#20 deq <= 1'b0;

#20 deq <= 1'b0;


#20 deq <= 1'b0;
```

仿真波形



4.电路设计与分析

FIFO的RTL分析电路




5.IP部分的比较

• 分布式RAM读数据的延迟时间小于块式RAM


- 块式RAM采用write first、read first和no change,呈现出的write first优先写入接着读取数据,read first优先读取接着写入数据,显示的块式RAM后者慢于前者,且有关节。no change在写使能信号为1时,不读、写入数据。
- primitive register模式和core register模式时序几乎无差异,但是core register从原理上延迟要小于前者。
 - 二者并用则会使得延迟更高。

6.下载测试


初始:




进队



出队:



置位:



成功!

7.总结收获

收获:

- 对数码管的使用有了清晰的认识
- 学会了寄存器堆的使用和设计
- 了解IP的使用知识, RAM

建议:

• 实验PPT真是极不合理!