

# 数电实验6

## 【实验目的】

了解 FPGA 工作原理

了解 Verilog 文件和约束文件在 FPGA 开发中的作用

学会使用 Vivado 进行 FPGA 开发的完整流程

## 【实验环境】

VLAB 平台: vlab.ustc.edu.cn

FPGAOL 实验平台: fpgaol.ustc.edu.cn

Logisim

Vivado 工具


## 【实验题目】

### T1

```
1 module test(input clk,output reg a);  
2   always@(posedge clk)  
3     a <= a ^ 1'b1;  
4 endmodule
```

配置数据（从左至右）：第一个MUX为0；RAM为0110；第二个MUX为0；为了1与3统一（输出到B引脚），因此将1与3的Decd统一（都令其为3）

此时a,b均为1，拨动CLK，按题目方式变化。



## T2

调整一下sw[a]中a的顺序即可

```
1  set_property -dict { PACKAGE_PIN E3      IOSTANDARD LVCMOS33 } [get_ports {
   clk }];
2
3  set_property -dict { PACKAGE_PIN B18     IOSTANDARD LVCMOS33 } [get_ports {
   rst }];
4
5  set_property -dict { PACKAGE_PIN C17     IOSTANDARD LVCMOS33 } [get_ports {
   led[0] } ];
6  set_property -dict { PACKAGE_PIN D18     IOSTANDARD LVCMOS33 } [get_ports {
   led[1] } ];
7  set_property -dict { PACKAGE_PIN E18     IOSTANDARD LVCMOS33 } [get_ports {
   led[2] } ];
8  set_property -dict { PACKAGE_PIN G17     IOSTANDARD LVCMOS33 } [get_ports {
   led[3] } ];
9  set_property -dict { PACKAGE_PIN D17     IOSTANDARD LVCMOS33 } [get_ports {
   led[4] } ];
10 set_property -dict { PACKAGE_PIN E17     IOSTANDARD LVCMOS33 } [get_ports {
   led[5] } ];
11 set_property -dict { PACKAGE_PIN F18     IOSTANDARD LVCMOS33 } [get_ports {
   led[6] } ];
12 set_property -dict { PACKAGE_PIN G18     IOSTANDARD LVCMOS33 } [get_ports {
   led[7] } ];
13
14 set_property -dict { PACKAGE_PIN D14     IOSTANDARD LVCMOS33 } [get_ports {
   sw[7] } ];
15 set_property -dict { PACKAGE_PIN F16     IOSTANDARD LVCMOS33 } [get_ports {
   sw[6] } ];
16 set_property -dict { PACKAGE_PIN G16     IOSTANDARD LVCMOS33 } [get_ports {
   sw[5] } ];
17 set_property -dict { PACKAGE_PIN H14     IOSTANDARD LVCMOS33 } [get_ports {
   sw[4] } ];
18 set_property -dict { PACKAGE_PIN E16     IOSTANDARD LVCMOS33 } [get_ports {
   sw[3] } ];
19 set_property -dict { PACKAGE_PIN F13     IOSTANDARD LVCMOS33 } [get_ports {
   sw[2] } ];
20 set_property -dict { PACKAGE_PIN G13     IOSTANDARD LVCMOS33 } [get_ports {
   sw[1] } ];
21 set_property -dict { PACKAGE_PIN H16     IOSTANDARD LVCMOS33 } [get_ports {
   sw[0] } ];
22
```

## T3

设计文件

```
1  module t30(
2  input clk,rst,
3      output reg[7:0] led); //定义输入输出
4      reg[29:0] r;
5  always@(posedge clk)
```

```

6  begin
7      if(rst)
8          begin
9              r<=30'b0;
10             led<=8'haa;
11         end
12     else
13         begin
14             r<=r+30'b1;
15             led<={r[29],r[28],r[27],r[26],r[25],r[24],r[23],r[22]};//高八位
16         end
17     end
18 endmodule

```

```

1  set_property -dict { PACKAGE_PIN E3      IOSTANDARD LVCMOS33 } [get_ports {
   clk }];
2
3  set_property -dict { PACKAGE_PIN B18     IOSTANDARD LVCMOS33 } [get_ports {
   rst }];
4
5  set_property -dict { PACKAGE_PIN G18     IOSTANDARD LVCMOS33 } [get_ports {
   led[0] } ];
6  set_property -dict { PACKAGE_PIN F18     IOSTANDARD LVCMOS33 } [get_ports {
   led[1] } ];
7  set_property -dict { PACKAGE_PIN E17     IOSTANDARD LVCMOS33 } [get_ports {
   led[2] } ];
8  set_property -dict { PACKAGE_PIN D17     IOSTANDARD LVCMOS33 } [get_ports {
   led[3] } ];
9  set_property -dict { PACKAGE_PIN G17     IOSTANDARD LVCMOS33 } [get_ports {
   led[4] } ];
10 set_property -dict { PACKAGE_PIN E18     IOSTANDARD LVCMOS33 } [get_ports {
   led[5] } ];
11 set_property -dict { PACKAGE_PIN D18     IOSTANDARD LVCMOS33 } [get_ports {
   led[6] } ];
12 set_property -dict { PACKAGE_PIN C17     IOSTANDARD LVCMOS33 } [get_ports {
   led[7] } ];
13
14 set_property -dict { PACKAGE_PIN D14     IOSTANDARD LVCMOS33 } [get_ports {
   sw[0] } ];
15 set_property -dict { PACKAGE_PIN F16     IOSTANDARD LVCMOS33 } [get_ports {
   sw[1] } ];
16 set_property -dict { PACKAGE_PIN G16     IOSTANDARD LVCMOS33 } [get_ports {
   sw[2] } ];
17 set_property -dict { PACKAGE_PIN H14     IOSTANDARD LVCMOS33 } [get_ports {
   sw[3] } ];
18 set_property -dict { PACKAGE_PIN E16     IOSTANDARD LVCMOS33 } [get_ports {
   sw[4] } ];
19 set_property -dict { PACKAGE_PIN F13     IOSTANDARD LVCMOS33 } [get_ports {
   sw[5] } ];
20 set_property -dict { PACKAGE_PIN G13     IOSTANDARD LVCMOS33 } [get_ports {
   sw[6] } ];
21 set_property -dict { PACKAGE_PIN H16     IOSTANDARD LVCMOS33 } [get_ports {
   sw[7] } ];


```

```

1 module l32(
2   input clk,rst,
3   output reg[7:0] led);
4   reg[31:0] r;
5   always@(posedge clk)
6   begin
7     if(rst)
8       begin
9         r<=32'b0;
10        led<=8'h0;
11      end
12    else
13      begin
14        r<=r+32'b1;
15        led<={r[32],r[31],r[30],r[29],r[28],r[27],r[26],r[25]};
16      end
17    end
18  endmodule

```

I30



I32

## FPGA interface

