IMXDCHPE i.MX Digital Cockpit

Hardware Partitioning Enablement for i.MX 8QuadMax

Rev. LF5.10.72_2.2.0 — 17 December 2021

User Guide

1 Introduction

The main feature of Cockpit project is the hardware isolation.

Each OS has its own hardware resources.

One partition is running on Arm Cortex-A53 cluster for Instrument Cluster, and one is running on Arm Cortex-A72 cluster for In-Vehicle Infotainment, while two others are running RTOS on Arm Cortex-M4s.

Instrument Cluster's High Level Operating System (HLOS) uses SD card in the

CPU board slot as boot media. In-Vehicle Infotainment's HLOS uses eMMC as boot media. For this reason, two SD card images must be built:

- One with a standard Linux BSP used for flashing the other image.
- One used at runtime for booting the board. The image contains firmware, HLOS images for Cortex A-53, Cortex-A72, and optionally Cortex-M4s.

All BSP components are modified to allow running two HLOS and two RTOS in a secure way.

- · SCU Firmware board file
- · Arm Trusted Firmware
- U-Boot/SPL
- · mkimage
- Linux Kernel
- TEE

The Cockpit architecture provides a way to implement two different ECU software systems in a single SoC ECU.

The ECU software systems enforce different safety levels, so it is important to isolate them from each other to avoid interference. The Digital Cockpit concept implements strong hardware isolation without the need for a Hypervisor.

Hardware isolation is under the control of the System Controller Unit (SCU) secured with Extended Resource Domain Controller (XRDC).

This isolation is implemented by:

- Defining hardware partitions, each with its own resources.
- · Defining Memory regions.
- · Assigning IO pads to hardware partitions.
- · Routing IRQs to their respective subsystem.

The following figure shows how hardware resources are allocated between the two partitions in this release.

Resources allocated to Cortex-A53 cluster (IC) are colored in blue, those allocated to Cortex-A72 cluster (IVI) are in red, and the resources uncolored are assigned by default to Cortex-A53's partition.

LPUART0 is assigned to the Cortex-A53 cluster, whereas LPUART2 is assigned to the Cortex-A72 cluster.



Contents

1	Introduction	1
2	System Boot Sequence	
3	Linux BSP Integration	
4	Signing boot images in Digital	
	Cockpit	7
5	SD/eMMC Image Flashing	
6	References	
7	Revision History	10


Introduction

2/11

Each cluster has one identical display controller and one identical GPU, GC7000.

Only one GIC is available and allocated to SCU but made accessible to both Clusters. Interrupts dedicated to a Cortex-A cluster are only routed to it.

User Guide




2 System Boot Sequence

2.1 System boot sequence

The partitioning for the subsystems is defined at boot time and is immutable after the system is booted.

The following sequence diagram shows the Secure Boot flow across different CPUs.



2.2 Boot details

2.2.1 SECO boot

The images that will be loaded as part of the boot process are stored in containers. A container contains multiple images, as blocks of data specifying the load address. The containers can be authenticated, see Section Signing boot images in Digital Cockpit (e.g., in certain lifecycle states, the SECO FW needs to be authenticated, but the SCU FW can be loaded even it is not signed).

At least three containers are needed for the boot process:

- The first container with the SECO FW image only. This container is NXP signed, and NXP provided.
- The second container (can be signed by customer using OEM SRKs) that typically contains:
 - SCU FW
 - DDR initialization image (optional)
 - Images for the user-controlled Cortex-M4s (optional)
 - The TEE image for Cortex-A53 (optional)
 - The U-Boot-SPL for Cortex-A72 cluster.
 - Boot image for each Cortex-A53 cluster, containing:
 - Arm Trusted Firmware (BL31)
 - U-boot

- The third container (can also be signed by customer using OEM SRKs) that contains:
 - TEE image for Cortex-A72 (optional)
 - Boot image for Cortex-A72 cluster, containing:
 - Arm Trusted Firmware (BL31)
 - U-Boot

The second and third containers containing Cortex-A boot images can be encrypted, but in this release, they are not encrypted by default.

2.2.2 SCU boot

SCU ROM supports the following boot devices:

- · FlexSPI NOR Flash (on FlexSPI0)
- NAND Flash
- · SD/MMC
- USB

The current release boots from the SD card slot and eMMC located on the CPU board.

In the i.MX 8QuadMax processor B0 revision, the SCU ROM loads the following from the SD card:

- 1. Cortex-A53's boot image at 0x8000_0000 in DDR (ATF, TEE, U-Boot)
- 2. Cortex-A72 SPL at address 0x0 in OCRAM
- 3. Cortex-M4s images in their respective TCM or into DDR RAM.

The Cortex-A72 boots at address 0x0 and executes SPL, which then loads the Cortex-A72's images (ATF, TEE, U-Boot) at 0xC000 0000 from eMMC.

Alternatively, it is possible to revert to a legacy boot mode (without SPL and TEE) where SCU ROM loads the two Cortex-A boot images (ATF and U-Boot) from the SD card, respectively Cortex-A53's image at 0x8000 0000, and Cortex-A72's image at 0xC000_0000 in DDR RAM. In this legacy mode, the TEE for Cortex-A72 cannot be loaded, as its address (0xFE00_0000) is not reachable by SCU ROM.

SCU enforces the hardware partitioning by setting the Hardware Resources, Memory Regions and IO pads.

The partitioning is done in the Board System Config phase of the SCU Firmware initialization, which is implemented in the board specific customizable source file. At this step, a second secure partition is created for the Cortex-A72 cluster.

NOTE
Each ATF instance will later create a non-secure partition and assign most resources (hardware peripheral and
hardware accelerators) to it.

SCU Firmware releases Cortex-A53 from reset at address 0x8000 0000, and executes Board Init phase, which is also implemented in the board specific customizable source file. Similarly, Cortex-A72 is released from reset at 0x0 (OCRAM SPL) or 0x80000000 depending on compile option of SCFW (NOSPL=1).

2.2.3 Hardware partitions

Table 1. Hardware partitions

Partition number	Secure/non-secure	Comments
0	N/A	Contains all hardware resources at SCU boot

Table continues on the next page...

Table 1. Hardware partitions (continued)

Partition number	Secure/non-secure	Comments
1	Secure	All hardware resources are given to this partition used by Cortex-A53 cluster
2	Secure	Contains Crypto, CAAM resources, used by SECO
3	Secure	Contains all the hardware resources that are removed afterwards from Cortex-A53 partition 1, for Cortex-A72 cluster
4	Non-secure	Contains only a shared memory region for Cortex-A53 to Cortex-A72 communication
5	Non-secure	Contains all the hardware resources required by Cortex-M4 core 0
6	Non-secure	Contains all the hardware resources required by Cortex-M4 core 1
7	Non-secure	Contains only a shared memory region for Cortex-A53 to Cortex-M4 communication
8	Non-secure	Depending on boot order, contains all hardware resources for Cortex-A53 or Cortex-A72 cluster
9	Non-secure	Depending on boot order, contains all hardware resources for Cortex-A53 or Cortex-A72 cluster

2.2.4 Cortex-A53 (IC) boot details

SCU ROM loads ATF and U-Boot for Cortex-A53 cluster from boot media into RAM.

Cortex-A53 is booting first as it runs the Instrument Cluster, which has a faster boot time requirement than Infotainment.

Cortex-A53 core#0 is booting at address 0x8000 0000 where ATF and U-Boot resides.

ATF is a secure partition and it creates a non-secure partition moving most of the hardware resources to this partition through the SCUFW service.

U-Boot loads the Linux kernel from the SD card, and then executes it.

2.2.5 Cortex-A72 (IVI) boot details

SCU ROM loads SPL for the Cortex-A72 cluster from the boot media into OCRAM.

Cortex-A72 core#0 is booting at address 0x0, an alias for OCRAM address where SPL resides. Cortex-A72 executes SPL, which loads TEE at 0xFE00_0000, loads ATF and U-boot at address 0xC000_0000, and then Cortex-A72 jumps to ATF. Similar to Cortex-A53, ATF creates a non-secure partition and moves most of the hardware resources to this partition through SCUFW service.

2.2.6 Cortex-M4s (RPMSG demo) boot details

SCU ROM loads a FreeRTOS image on both M4_0 and M4_1 from boot media into their respective TCM.

The Cortex-M4 images contains a demonstration of a simple "ping-pong" communication with Cortex-A53 using an RPMSG channel. Those Cortex-M4 images are pre-built images downloaded by the Yocto recipe.

3 Linux BSP Integration

Follow the instructions on the meta-cockpit README in meta-imx layer for integrating cockpit into a Linux BSP build.

3.1 Digital Cockpit hardware requirements

- 1 x Linux Host Machine with a minimum 120 GB HDD space available and Internet connection
- 1 x MCIMX8QM-CPU
- 1 x MCIMX8-8X-BB
- 1 x SD card (tested on 16 GB SD card)
- 2 x HDMI displays
- 2 x IMX-LVDS-HDMI
- 1 x IMX-MIPI-HDMI (optional)

4 Signing boot images in Digital Cockpit

See the Secure Boot on i.MX 8 and i.MX 8X Families using AHAB for a detailed explanation of the signing procedure.

The CST tool version 3.3.0 is required for this release. Download and install the CST tool before proceeding. The following instructions assume that the environment variable \$CST contains the CST tool location (ex: export CST=/home/user/CST/release/linux64/bin/cst).

The image signing step must be performed after the generation of the boot image by the tool 'mkimage'.

4.1 Signing SCFW and Cortex-A53 boot image

Parse the log of the building step of boot image (located at yocto/build/tmp/work/imx8qmmekcockpit-poky-linux/imx-boot/1.0-r0/temp/log.do_compile), and search for offset values on the same line as 'CST: CONTAINER 0' after the key word Output: flash.bin.

As recommended in Secure Boot document, prepare a CST configuration file named csf_boot_image.txt.

Store the previously found offset values in this file.

The following is an example of resulting configuration file:

```
[Header]
Target = AHAB
Version = 1.0
[Install SRK]
# SRK table generated by srktool
File = "/home/b47544/cockpit/official/CST/release/crts/SRK 1 2 3 4 table.bin"
# Public key certificate in PEM format
Source = "/home/b47544/cockpit/official/CST/release/crts/SRK1 sha384 secp384r1 v3 usr crt.pem"
# Index of the public key certificate within the SRK table (0 .. 3)
Source index = 0
# Type of SRK set (NXP or OEM)
Source set = OEM
# bitmask of the revoked SRKs
Revocations = 0x0
[Authenticate Data]
# Binary to be signed generated by mkimage
File = "iMX8QM/flash.bin"
# Offsets = Container header Signature block (printed out by mkimage)
Offsets = 0x400
                              0 \times 710
```

User Guide 7/11

Put your file in the mkimage folder for the i.MX 8QuadMax, and run the following command:

```
$CST -i iMX8QM/csf_boot_image.txt -o iMX8QM/signed-boot-spl-container-a53.img
```

Then replace the old boot image with the signed one:

```
mv iMX8QM/signed-boot-spl-container-a53.img iMX8QM/flash.bin
```

4.2 Signing the Cortex-A72 boot image

By default, the Cortex-A72 boot image container (containing ATF, U-Boot, and OP-TEE) is loaded and authenticated by U-Boot-SPL executed by Cortex-A72.

CAUTION

A limitation in the AHAB firmware version 2.6.1 and older versions does not allow authenticating the boot image by SPL-A72 (as Cortex-A72 does not belong to domain ID 0 or 1). For those AHAB versions, if authentication is needed, it is recommended to switch to a legacy boot mode where Cortex-A72 and Cortex-A53 images are both loaded and authenticated by SCU (domain ID 0).

Parse the log of the building step of boot image (located at yocto/build/tmp/work/imx8qmmekcockpit-poky-linux/imx-boot/1.0-r0/temp/log.do_compile), and search for offset values on the same line as 'CST: CONTAINER 0' after the key word Output: u-boot-atf-container-a72.img.

As recommended in Secure Boot document, prepare a CST configuration file named cst uboot atf a72.txt.

Store the previously found offset values in this file.

The following is an example of resulting configuration file:

```
[Header]
Target = AHAB
Version = 1.0
[Install SRK]
# SRK table generated by srktool
File = "/home/b47544/cockpit/official/CST/release/crts/SRK 1 2 3 4 table.bin"
# Public key certificate in PEM format on this example only using SRK key
Source = "/home/b47544/cockpit/official/CST/release/crts/SRK1 sha384 secp384r1 v3 usr crt.pem"
\# Index of the public key certificate within the SRK table (0 .. 3)
Source index = 0
# Type of SRK set (NXP or OEM)
Source set = OEM
# bitmask of the revoked SRKs
Revocations = 0x0
[Authenticate Data]
# Binary to be signed generated by mkimage
File = "iMX8QM/u-boot-atf-container-a72.img"
# Offsets = Container header Signature block (printed out by mkimage)
Offsets = 0x0
                            0x110
```

Put your file in the mkimage folder for the i.MX 8QuadMax, and run the following command:

```
$CST -i iMX8QM/cst_uboot_atf_a72.txt -o iMX8QM/signed-u-boot-atf-container-a72.img
```

Then append the signed Cortex-A72 container after the Cortex-A53 image container using the following script:

```
 flashbinsize = \$ (wc -c iMX8QM/signed-boot-spl-container-a53.img | awk '\{print \$1\}') \\ padcnt = \$ (((\$flashbinsize + 0x400 - 1) / 0x400)) dd if = iMX8QM/signed-u-boot-atf-container-a72.img of = iMX8QM/flash.bin bs = 1K seek = \$padcnt
```

5 SD/eMMC Image Flashing

This chapter explains how to flash the two OSes on the SD card and eMMC.

5.1 Flashing dual-Linux OS images

To simplify the build and flashing process, the same generated image can be used for the two OSes: this is possible because Cortex-A53 only loads the first and second containers of the boot image, while Cortex-A72 only loads the third container of the boot image.

The result of the build process is a compressed image which can be found in the following location:

```
tmp/deploy/images/imx8qmmekcockpit/imx-image-<type>-imx8qmmekcockpit-<timestamp>.wic.bz2
```

where <type> is one of *multimedia* or *full*, depending on whether you've built an image with or without OpenCV + QT5 + Machine Learning packages, and <timestamp> is the image timestamp (i.e., 20200509080732). Depending on the configuration chosen for IVI cluster, one additional image is available to facilitate flashing the eMMC used by the Cortex-A72 cluster.

1. First step is to use a standard Yocto build to flash the eMMC for Cortex-A72 partition. Download a Yocto image that supports the i.MX 8QuadMax chip, e.g.,

```
https://www.nxp.com/webapp/sps/download/license.jsp?colCode=L5.10.9_1.0.0_MX8QM&appType=file1&location=null&DOWNLOAD_ID=null
```

2. Unzip the downloaded file LF5.10.72_2.2.0_images_MX8QMMEK.zip inside the created directory, decompress and flash fsl-image-validation-imx-imx8gmmek.sdcard to the SD card:

```
$: sudo dd if=fsl-image-validation-imx-imx8qmmek.sdcard of=/dev/path/to/sdcard/device bs=1M
```

3. Enlarge the second partition to at least 4 GB using a tool like gparted. It is necessary to copy flashing files. Copy the image generated from the Yocto build for Cockpit solution to the root filesystem partition from the SD Card.

```
$: sudo cp imx-image-<type>- imx8qmmekcockpit-<timestamp>.wic.bz2 /path/to/SDcard/2nd_partition/
home/root/
```

4. Boot the SD Card and flash the eMMC:

```
#: sudo dd if=imx-image-<type>-imx8qmmekcockpit-<timestamp>.wic of=/dev/mmcblk0 bs=1M && sync
```

5. Re-flash the SD Card with the image used for the Cortex-A53 cluster:

```
$: bunzip2 -c -df imx-image-<type>-imx8qmmekcockpit-<timestamp>.wic.bz2 | sudo dd of=/dev/
path/to/sdcard/device bs=1M && sync
```

5.2 Flashing the bootloader using UUU

Put the board in serial boot by switching the boot switch. Then, power up the board.

Flash the rootfs image to eMMC using a normal (non-Cockpit) bootloader:

```
$: sudo uuu -v -b emmc_all imx-boot-imx8qmmek-sd.bin-flash imx-image-<type>-imx8qmmekcockpit-
<timestamp>.wic.bz2
```

i.MX Digital Cockpit, Rev. LF5.10.72_2.2.0, 17 December 2021

User Guide 9 / 11

Flash the rootfs image to SD using a normal (non-Cockpit) bootloader:

```
$: sudo uuu -v -b sd_all imx-boot-imx8qmmek-sd.bin-flash imx-image-<type>-imx8qmmekcockpit-
<timestamp>.wic.bz2
```

5.3 Flashing the non-OP-TEE bootloader using UUU

Put the board in serial boot by switching the boot switch. Then, power up the board. Write Cockpit bootloader on SD using a normal (non-Cockpit) bootloader:

```
$: sudo uuu -v -b sd imx-boot-imx8qmmek-sd.bin-flash imx-boot-imx8qmmek-sd.bin-flash_cockpit
$: sudo uuu -v -b emmc imx-boot-imx8qmmek-sd.bin-flash imx-boot-imx8qmmek-sd.bin-flash_cockpit_spl
```

Once the flashing of the images above is complete, switch back the boot switch to the SD1 configuration. When the board is powered up again, it will boot the cockpit configuration from SD and eMMC.

5.4 Flashing the OP-TEE bootloader using UUU

Programming OP-TEE enabled bootloader using UUU is not supported. You can flash the entire SD/eMMC using UUU instead.

5.5 Flashing entire SD/eMMC using UUU

There is also an option of flashing the entire eMMC or SD at once using UUU. For this, you need the uuu-imx8qm-cockpit-scripts.zip file, which contains a script for eMMC and one for SD flashing. These scripts need a normal (non-Cockpit) bootloader and rootfs image (usually a .wic file). Their name needs to be _flash.bin for bootloader and _rootfs.sdcard for the rootfs image, so rename them accordingly before moving on. They also need to be placed in the current working directory, along with the zip file. You do not need to decompress the zip file.

Then, you need to tell UUU what script to use from the zip file. For eMMC, run this one:

```
$: sudo uuu uuu-imx8qm-cockpit-scripts/uuu.cockpit.emmc
```

For SD, run this one:

```
$: sudo uuu uuu-imx8qm-cockpit-scripts/uuu.cockpit.sd
```

This step takes a while to finish, due to the size of the rootfs image.

6 References

- · i.MX 8 Family of Applications Processors
- · i.MX Software and Development Tools
- Secure Boot on i.MX 8 and i.MX 8X Families using AHAB

7 Revision History

Table 2. Revision history

Revision number	Date	Substantive changes
LF5.10.35_2.0.0	06/2021	Initial release of Linux Cockpit.
LF5.10.52_2.1.0	09/2021	Minor updates for the Linux LF5.10.52_2.1.0 release.
LF5.10.72_2.2.0	12/2021	Minor updates for the Linux LF5.10.72_2.2.0 release.

User Guide 10 / 11

How To Reach Us

Home Page:

nxp.com

Web Support:

nxp.com/support

Limited warranty and liability— Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Security — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX,EMBRACE, GREENCHIP, HITAG, ICODE, JCOP, LIFE, VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, CodeWarrior, ColdFire, ColdFire+, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, Tower, TurboLink, EdgeScale, EdgeLock, elQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. M, M Mobileye and other Mobileye trademarks or logos appearing herein are trademarks of Mobileye Vision Technologies Ltd. in the United States, the EU and/or other jurisdictions.

© NXP B.V. 2021.

All rights reserved.

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 17 December 2021

Document identifier: IMXDCHPE

