

## Computer Architecture

**Course Title:** Computer Architecture

**Full Marks:** 60+ 20+20

**Course No:** CSC208

**Pass Marks:** 24+8+8

**Nature of the Course:** Theory + Lab

**Credit Hrs:** 3

**Course Description:** This course includes concepts of instruction set architecture, organization or micro-architecture, and system architecture. The instruction set architecture includes programmer's abstraction of computer. The micro-architecture consist internal representation of computers at register and functional unit level. The system architecture includes organization of computers at the cache and bus level.

### Course Objectives

- Discuss representation of data and algorithms used to perform operations on data
- Demonstrate different operations in terms of Micro-operations
- Explain architecture of basic computer and micro-programmed control unit
- Understand and memory and I/O organization of a typical computer system
- Demonstrate benefits of pipelined systems

### Course Contents:

Unit	Teaching Hour
<b>Unit 1: Data Representation (4 Hrs.)</b>	
<b>1.1 Data Representation:</b> Binary Representation, BCD, Alphanumeric Representation, Complements ( $(r-1)$ 's Complement and $r$ 's complement), Fixed Point representation, Representing Negative Numbers, Floating Point Representation, Arithmetic with Complements ( <i>Subtraction of Unsigned Numbers, Addition and Subtraction of Signed Numbers</i> ) Overflow, Detecting Overflow	<b>2 Hour</b>
<b>1.2 Other Binary Codes:</b> Gray Code, self Complementing Code, Weighted Code ( <i>2421 and 8421 codes</i> ), Excess-3 Code, EBCDIC	<b>1 Hour</b>
<b>1.3 Error Detection Codes:</b> Parity Bit, Odd Parity, Even parity, Parity Generator & Checker	<b>1 Hour</b>

<b>Unit 2: Register Transfer and Microoperations (5)</b>	
<b>2.1 Register Transfer Language:</b> Microoperation, Register Transfer Language, Register Transfer, Control Function	<b>0.5 Hour</b>
<b>2.2 Arithmetic Microoperations:</b> <i>List of Arithmetic Microoperations</i> , Binary Adder, Binary Adder-subtractor, Binary Incrementer, Arithmetic Circuit	<b>2 Hour</b>
<b>2.3 Logic Microoperations:</b> <i>List of Logic Microoperations</i> , Hardware Implementation, Applications of Logic Microoperations.	<b>1.5 Hour</b>
<b>2.1 Shift Microoperations:</b> Logical Shift, Circular shift, Arithmetic Shift, Hardware Implementation of Shifter.	<b>1 Hour</b>
<b>Unit 3: Basic Computer Organization and Design (8)</b>	
<b>3.1 Basic Concepts:</b> Instruction Code, Operation Code, <i>Concept of Instruction Format</i> , Stored Program Concept.	<b>0.5 Hour</b>
<b>3.2 Basic Computer Registers and Memory:</b> <i>List of Registers, Memory of Basic Computer</i> , Common Bus System for Basic Computer.	<b>1 Hour</b>
<b>3.3 Basic Computer Instructions:</b> Instruction Format, Instruction Set Completeness, Control Unit of Basic Computer, Control Timing Signals	<b>1.5 Hour</b>
<b>3.4 Instruction Cycle of Basic Computer:</b> <i>Fetch and Decode</i> , Determining Type of Instruction, Memory Reference Instructions, Input-Output Instructions, <i>IO Interrupt</i> , Program Interrupt, Interrupt Cycle.	<b>4 Hour</b>
<b>3.5</b> Description and Flowchart of Basic Computer	<b>1 Hour</b>

<b>Unit 4: Microprogrammed Control (4)</b>	
<b>4.1 Introduction:</b> <i>Hardwired and Microprogrammed Control Unit, Control Word, Microprogram, Control Memory, Control Address Register, Sequencer,</i>	<b>0.5 Hour</b>
<b>4.2 Address Sequencing:</b> Conditional Branch, Mapping of Instructions, Subroutines, Microinstruction Format, Symbolic Microinstructions	<b>2 Hour</b>
<b>4.3 Design of Control Unit:</b> <i>Decoding, Microprogram Sequencer.</i>	<b>1.5 Hour</b>
<b>Unit 5: Central Processing Unit (4)</b>	
<b>5.1 Introduction:</b> Major Components of CPU, CPU Organizations ( <i>Accumulator Based Organization, General Register Organization, Stack Based Organization</i> )	<b>0.5 Hour</b>
<b>5.2 CPU Instructions:</b> Instruction Formats, Addressing Modes, Types of Instructions ( <i>on the basis of numbers of addresses, on the basis of type of operation: data transfer instructions, data manipulation instructions, program control instructions</i> ), Program Control, Subroutine Call and Return, Types of Interrupt	<b>2.5 Hour</b>
<b>5.3 RISC and CISC:</b> RISC vs CISC, Pros and Cons of RISC and CISC, Overlapped Register Windows	<b>1 Hour</b>
<b>Unit 6: Pipelining (6)</b>	
<b>6.1 Introduction:</b> Parallel Processing, Multiple Functional Units, Flynn's Classification	<b>0.5 Hour</b>
<b>6.2 Pipelining:</b> Concept and Demonstration with Example, Speedup Equation, Floating Point addition and Subtraction with Pipelining	<b>1.5 Hour</b>

<b>6.3 Instruction Level Pipelining:</b> <i>Review of Instruction Cycle, Three &amp; Four-Segment Instruction Pipeline, Pipeline Conflicts and Solutions (Resource Hazards, Data Hazards, Branch Hazards)</i>	<b>3 Hour</b>
<b>6.4 Vector Processing:</b> <i>Concept and Applications, Vector Operations, Matrix Multiplication</i>	<b>1 Hour</b>
<b>Unit 7: Computer Arithmetic (6)</b>	
<b>7.1 Addition and Subtraction:</b> Addition and Subtraction with Signed Magnitude Data ( <i>Algorithm and Hardware Implementation</i> ), Addition and Subtraction with Signed 2's Complement Data ( <i>Algorithm and Hardware Implementation</i> )	<b>2 Hour</b>
<b>7.2 Multiplication and Division:</b> Multiplication of Signed Magnitude Data, Booth Multiplication ( <i>Algorithm and Hardware Implementation</i> ), Restoring and Non-restoring Division Algorithm, Divide Overflow ( <i>Algorithm and Hardware Implementation</i> ).	<b>4 Hour</b>
<b>Unit 8: Input Output Organization (4)</b>	
<b>8.1 Input-Output Interface:</b> <i>Why IO Interface?</i> , I/O Bus and Interface Modules, I/O vs Memory Bus, Isolated vs Memory-Mapped I/O	<b>1 Hour</b>
<b>8.2 Asynchronous Data Transfer:</b> Strobe, Handshaking	<b>0.5 Hour</b>
<b>8.3 Modes of Transfer:</b> Programmed I/O, Interrupt-Initiated I/O, Direct memory Access	<b>0.5 Hour</b>
<b>8.4 Priority Interrupt:</b> Polling, Daisy-Chaining, Parallel Priority Interrupt	<b>1 Hour</b>
<b>8.5 DMA and IOP:</b> Direct Memory Access, Input-Output Processor, DMA vs IOP	<b>1 Hour</b>
<b>Unit 9: Memory Organization (4)</b>	
<b>9.1 Introduction:</b> Memory Hierarchy, Main Memory, RAM and ROM Chips, Memory address Map, Memory Connection to	<b>1 Hour</b>

CPU, Auxiliary Memory ( <i>Review of magnetic Disk, Magnetic Tape</i> )	
<b>9.2 Associative Memory:</b> Hardware Organization, Match Logic, Read Operation, Write Operation	<b>1.5 Hour</b>
<b>9.3 Cache Memory:</b> Locality of Reference, Hit & Miss Ratio, Mapping, Write Policies	<b>1.5 Hour</b>

### **Text Book**

- M. Morris Mano, “Computer System Architecture”, Prentice-Hall of India, Pvt. Ltd., Third edition, 2007

### **References**

- William Stallings, “Computer Organization and Architecture”, Prentice-Hall of India, Pvt. Ltd., Seventh edition, 2005.
- Vincent P. Heuring and Harry F. Jordan, “Computer System Design and Architecture”, Prentice-Hall of India, Pvt. Ltd., Second edition, 2003.

### **Laboratory Work**

Student should be able to implement and simulate the algorithms by using high level languages like C/Matlab and/or VHDL/Verilog. Laboratory work must include following exercises:

- 1 Laboratory work for familiarizing with the syntax, data types, and operators of Verilog/VHDL
- 2 Design of n-bit 2’s complement adder/subtractor
- 3 Design of Overflow detector in signed number addition
- 4 Design of parity generator and parity checker
- 5 Design of encoder and decoders
- 6 Design of multiplexer
- 7 Design of registers and memory
- 8 Memory Mapping
- 9 Design of control unit
- 10 Design of ALU

- 11 Design of CPU
- 12 Simulation of 5 stage or 4 stage or 3 stage pipelining
- 13 Simulation of addition and subtraction of signed 2's complement data
- 14 Simulation of multiplication and division algorithms

## **Model Questions**

### **Long Answer Questions**

- 1 What is meant by instruction set completeness? Is instruction set of basic computer complete? Discuss instruction cycle of basic computer with suitable flowchart.
- 2 What is the concept behind pipelining? Discuss different types of pipeline conflicts and their possible solutions briefly
- 3 Multiply  $(-13) \times (+40)$  using Booth multiplication algorithm.

### **Short Answer Questions**

- 4 What is overflow? Explain overflow detection process with signed and unsigned number addition with suitable example.
- 5 Write down different arithmetic Microoperations and design a 4-bit binary adder-subtractor.
- 6 What is the purpose and advantage of common bus system? Explain common bus system of basic computer.
- 7 What is meant by address sequencing? Draw diagram of address sequencer and Explain in detail about mapping of instruction.
- 8 Consider that we are provided with following memory content. What will be the value loaded in AC if addressing mode is direct, indirect, immediate, PC-relative and index relative.

Address		Memory
PC = 200	200	Load to AC
	201	Address = 500
	202	Next instruction
R1 = 400		
XR = 100	399	450
	400	700
AC		
	500	800
	600	900
	702	325
	800	300

- 9 Define priority interrupt. Explain Daisy-chaining method of handling interrupt priority.
- 10 What is cache mapping? Explain direct mapping with suitable example.
- 11 What is space-time diagram? Discuss pipeline speedup equation with suitable example
- 12 Write short notes on
  - a) Excess-3 code
  - b) Input-output processor