IT3280 THỰC HÀNH KIẾN TRÚC MÁY TÍNH

Course administration

- Course: IT3280 2(0-4-0-4), Thực hành KTMT
- Lecturer: Pham Ngọc Hưng
 - hungpn@soict.hust.edu.vn
 - B1-802, Department of Computer Engineering
- TA (2023.2):
 - Kiều Thái Thịnh
- Teaching Assistant (2022.2):
 - Đào Xuân Đạt
 - Hoàng Minh Ngọc

Laboratory Exercises

- Lab 1. Introduction to MIPS, MIPS Simulation (MARS)
- Lab 2. Instruction Set, Basic Instructions, Directives
- Lab 3. Load/ Store, Jump & Branch instructions
- Lab 4. Arithmetic and Logical operation
- Lab 5. Character string with SYSCALL function, and sorting
- Lab 6. Array and Pointer
- Lab 7. Procedure calls, stack and parameters
- Lab 8-9. Mini-Project
- Lab 10. Control Peripheral Devices via Simulator
- Lab 11. Interrupts & IO programming
- Lab 12. Cache Memory
- Lab 13-15. Final Project

LAB 1 Introduction to MIPS, MIPS Simulation (MARS)

1. Introduction to MIPS

- MIPS (originally an acronym for Microprocessor without Interlocked Pipeline Stages)
- MIPS is a RISC (Reduced Instruction Set Computer) instruction set architecture (ISA) developed by MIPS
 Technologies (formerly MIPS Computer Systems, Inc.)
- In 1981, a team led by John L. Hennessy at Stanford University started work on what would become the first MIPS processor.
- Multiple revisions of the MIPS instruction set exist, including MIPS I, MIPS II, MIPS III, MIPS IV, MIPS V, MIPS32, and MIPS64.

http://en.wikipedia.org/wiki/MIPS_architecture

Applications of MIPS processor

DVD players

Pioneer

DVR-57-H

Kenwood

HDV-810 Car Navigation System





Portable Devices

Canon

EOS 10D Digital

JVC

GR-HD1





Networking

3COM

3102 Business IP Phone

3COM

3106 Cordless Phone

Apple

Airport Extreme WLAN Access Points







Hewlet Packard

Color Laser Jet 2500 Laser Printer



Applications of MIPS processor

Sony Playstation Portable



CPU Type:MIPS R4000 32bit Core Clockspeed:333 MHz

Sony Playstation PSX




CPU Type:LSI/MIPS R3000A Architecture:32 Bit Clockspeed:33,8 MHz

2. MIPS Programming Model

- Data Types
- Registers
- Instruction Formats
- MIPS Instruction


Data Types



Quadword (16 bytes) also used occasionally


MiniMIPS registers hold 32-bit (4-byte) words. Other common data sizes include byte, halfword, and doubleword.

Registers



Registers and data sizes in MiniMIPS.

Instruction Formats



A typical instruction for MiniMIPS and steps in its execution.

Overview of MIPS instruction set

MIPS assembly language


Category	Instruction	Example	Meaning	Comments
Arithmetic	add	add \$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three register operands
	subtract	sub \$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three register operands
	add immediate	addi \$s1,\$s2,20	\$s1 = \$s2 + 20	Used to add constants
	load word	lw \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Word from memory to register
	store word	sw \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Word from register to memory
	load half	lh \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
	load half unsigned	lhu \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
.	store half	sh \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Halfword register to memory
Data transfer	load byte	lb \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
transiei	load byte unsigned	lbu \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
	store byte	sb \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Byte from register to memory
	load linked word	11 \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Load word as 1st half of atomic swap
	store condition. word	sc \$s1,20(\$s2)	Memory[\$s2+20]=\$s1;\$s1=0 or 1	Store word as 2nd half of atomic swap
	load upper immed.	lui \$s1,20	\$s1 = 20 * 2 ¹⁶	Loads constant in upper 16 bits
	and	and \$s1,\$s2,\$s3	\$s1 = \$s2 & \$s3	Three reg. operands; bit-by-bit AND
	or	or \$s1,\$s2,\$s3	\$s1 = \$s2 \$s3	Three reg. operands; bit-by-bit OR
	nor	nor \$s1,\$s2,\$s3	\$s1 = ~ (\$s2 \$s3)	Three reg. operands; bit-by-bit NOR
Logical	and immediate	andi \$s1,\$s2,20	\$s1 = \$s2 & 20	Bit-by-bit AND reg with constant
	or immediate	ori \$s1,\$s2,20	\$s1 = \$s2 20	Bit-by-bit OR reg with constant
	shift left logical	sll \$s1,\$s2,10	\$s1 = \$s2 << 10	Shift left by constant
	shift right logical	srl \$s1,\$s2,10	\$s1 = \$s2 >> 10	Shift right by constant
	branch on equal	beq \$s1,\$s2,25	if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch
Conditional branch	branch on not equal	bne \$s1,\$s2,25	if (\$s1!= \$s2) go to PC + 4 + 100	Not equal test; PC-relative
	set on less than	slt \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; for beq, bne
	set on less than unsigned	sltu \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than unsigned
	set less than immediate	slti \$s1,\$s2,20	if (\$s2 < 20) \$s1 = 1; else \$s1 = 0	Compare less than constant
	set less than immediate unsigned	sltiu \$s1,\$s2,20	if (\$s2 < 20) \$s1 = 1; else \$s1 = 0	Compare less than constant unsigned
	jump	j 2500	go to 10000	Jump to target address
Unconditional .	jump register	jr \$ra	go to \$ra	For switch, procedure return
jump	jump and link	jal 2500	\$ra = PC + 4; go to 10000	For procedure call

3. MIPS Simulation - Mars

- MARS MIPS Simulation
- MIPS assembly program

MIPS simulation


MARS IDE





```
.data  # Vung du lieu, chua cac khai bao bien
x:    .word    0x01020304  # bien x, khoi tao gia tri
message: .asciiz  "Bo mon Ky thuat May tinh"
.text  # Vung lenh, chua cac lenh hop ngu
la $a0, message  #Dua dia chi bien mesage vao thanh ghi a0
li $v0, 4  #Gan thanh ghi $v0 = 4
syscall  #Goi ham so v0, ham so 4, la ham print


addi $t1,$zero,2  #Thanh ghi $t1 = 2
addi $t2,$zero,3  #Thanh ghi $t2 = 3
add $t0, $t1, $t2  #Thanh ghi $t0 = $t1 + $t2
```

```
Execute
 Edit
 mips1.asm*
   .data
                          # Vung du lieu, chua cac khai bao bien
   x: .word 0x01020304 # bien x, khoi tao qia tri
   message: .asciiz "Bo mon Ky thuat May tinh"
 5
   .text
                          # Vung lenh, chua cac lenh hop ngu
      la $a0, message #Dua dia chi bien mesage vao thanh ghi a0
      li $v0, 4
                          #Gan thanh ghi v0 = 4
      syscall
                         #Goi ham so v0, ham so 4, la ham print
      addi t1. zero. 2 #Thanh ghi t1 = 2
10
      addi $t2,$zero,3 #Thanh ghi t2 = 3
11
12
      add $t0, $t1, $t2
                           #Thanh ghi t-=t1+t2
```










LAB 2 Instruction Set, Basic Instructions, Directives

MIPS Instruction Formats



MiniMIPS instructions come in only three formats: register (R), immediate (I), and jump (J).

Simple Arithmetic/Logic Instructions

```
Lệnh số học: add, sub, ... Lệnh logic: and, or, nor, ...
          $t0,$s0,$s1
    add
                               # set $t0 to ($s0) + ($s1)
    sub $t0,$s0,$s1
                               # set $t0 to ($s0) - ($s1)
   and $t0,$s0,$s1
                               # set $t0 to (\$s0) \land (\$s1)
          $t0,$s0,$s1
                               # set $t0 to (\$s0) \lor (\$s1)
   or
                               # set $t0 to (\$s0) \oplus (\$s1)
   xor $t0,$s0,$s1
          $t0,$s0,$s1
                               # set $t0 to ((\$s0) \lor (\$s1))'
   nor
                                                 sh
                                                             fn
                                      rd
                  rs
      op
                                  15
                        20
                                             10
                0 0 0 0 1 0 0 0 1 0 1 0 0 0 0 0 0 0 0
     ALU
                                   Destination
                                               Unused
                Source
                          Source
                                                          add = 32
   instruction
                                                          sub = 34
               register 1
                         register 2
                                    register
```

The arithmetic instructions add and sub have a format that is common to all two-operand ALU instructions. For these, the fn field specifies the arithmetic/logic operation to be performed.

Arithmetic/Logic with One Immediate Operand

An operand in the range [-32768, 32767], or [0x0000, 0xffff], can be specified in the immediate field.


```
addi $s0,$t0,61  # set $s0 to ($t0)+61

andi $s0,$t0,61  # set $s0 to ($t0)\wedge61

ori $s0,$t0,61  # set $s0 to ($t0)\vee61

xori $s0,$t0,0x00ff # set $s0 to ($t0)\oplus 0x00ff
```

For arithmetic instructions, the immediate operand is sign-extended



Instructions such as addi allow us to perform an arithmetic or logic operation for which one operand is a small constant.

Initializing a register

Khởi tạo giá trị cho thanh ghi

Show how each of these bit patterns can be loaded into \$s0:


```
0010 0001 0001 0000 0000 0000 0011 1101
1111 1111 1111 1111 1111 1111 1111
```

Solution

The first bit pattern has the hex representation: 0x2110003d

```
lui $s0,0x2110  # put the upper half in $s0
ori $s0,0x003d  # put the lower half in $s0
```

MARS Help



Close

	The 20 MiniMIPS	Сору	Instruction	Usag	Usage		fn
	Instructions		Load upper immediate	lui	rt,imm	15	
		(Add	add	rd,rs,rt	0	32
Covered So Far			Subtract	sub	rd,rs,rt	0	34
Arithmetic			Set less than	slt	rd,rs,rt	0	42
			Add immediate	addi	rt,rs,imm	8	
			Set less than immediate	slti	rd,rs,imm	10	
Logic			AND	and	rd,rs,rt	0	36
			OR	or	rd,rs,rt	0	37
			XOR	xor	rd,rs,rt	0	38
			NOR	nor	rd,rs,rt	0	39
			AND immediate	andi	rt,rs,imm	12	
			OR immediate	ori	rt,rs,imm	13	
			XOR immediate	xori	rt,rs,imm	14	
Memory access {			Load word	lw	rt,imm(rs)	35	
			Store word	sw	rt,imm(rs)	43	
			Jump	j	L	2	
			Jump register	jr	rs	0	8
Control transfer 〈			Branch less than 0	bltz	rs,L	1	
		_	Branch equal	beq	rs,rt,L	4	
	Table 5.1	l	Branch not equal	bne	rs,rt,L	5	

Addressing Mode





Figure 5.11 Schematic representation of addressing modes in MiniMIPS.

LAB 3 Load/Store, Jump and Branch Instructions

Load and Store Instructions



MiniMIPS 1_W and s_W instructions and their memory addressing convention that allows for simple access to array elements via a base address and an offset (offset = 4i leads us to the ith word).

lw, sw, and lui Instructions




Figure 5.8 The lui instruction allows us to load an arbitrary 16-bit value into the upper half of a register while setting its lower half to 0s.

Jump and Branch Instructions

Unconditional jump and jump through register instructions




Figure 5.9 The jump instruction j of MiniMIPS is a J-type instruction which is shown along with how its effective target address is obtained. The jump register (jr) instruction is R-type, with its specified register often being \$ra.

Conditional Branch Instructions

Conditional branches use PC-relative addressing

```
bltz $s1,L
                             # branch on (\$s1) < 0
beg $s1,$s2,L
                             # branch on (\$s1) = (\$s2)
bne $s1,$s2,L
                             # branch on ($s1)≠($s2)
                                         operand / offset
                           rt
                 rs
     op
                                 15
             1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1
   bltz = 1
               Source
                          Zero
                                    Relative branch distance in words
                                         operand / offset
                           rt
     op
                rs
                                 15
                       1 0 0 1
                                 0 0 0 0 0 0 0 0 0 1
              Source 1
   beg = 4
                        Source 2
                                    Relative branch distance in words
   bne = 5
```

Figure 5.10 (part 1) Conditional branch instructions of MiniMIPS.

Comparison Instructions for Conditional Branching

```
slt $s1,$s2,$s3
                            # if ($s2)<($s3), set $s1 to 1
                            # else set $s1 to 0;
                            # often followed by beq/bne
slti $s1,$s2,61
                            # if ($s2)<61, set $s1 to 1
                            # else set $s1 to 0
      op
                 rs
      ALU
               Source 1
                         Source 2
                                 Destination
                                            Unused
                                                       slt = 42
    instruction
                register
                         register
                                        operand / offset
                           rt
                 rs
                                 15
  0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0
     slti = 10
                        Destination
               Source
                                         Immediate operand
```

Figure 5.10 (part 2) Comparison instructions of MiniMIPS.

Examples for Conditional Branching

If the branch target is too far to be reachable with a 16-bit offset (rare occurrence), the assembler automatically replaces the branch instruction beq \$s1,\$s2,L1 with:

```
bne $s1,$s2,L2  # skip jump if (s1) \neq (s2)

j L1  # goto L1 if (s1) = (s2)

L2: ...
```

Forming if-then constructs; e.g., if (i == j) x = x + y

```
bne \$s1,\$s2,endif \# branch on i\neq j add \$t1,\$t1,\$t2 \# execute the "then" part endif: ...
```

If the condition were (i < j), we would change the first line to:

Compiling if-then-else Statements

Example 5.3

Show a sequence of MiniMIPS instructions corresponding to:

```
if (i<=j) x = x+1; z = 1; else y = y-1; z = 2*z
```

Solution

Similar to the "if-then" statement, but we need instructions for the "else" part and a way of skipping the "else" part after the "then" part.

```
slt $t0,$s2,$s1 # j<i? (inverse condition)
bne $t0,$zero,else # if j<i goto else part
addi $t1,$t1,1 # begin then part: x = x+1
addi $t3,$zero,1 # z = 1
j endif # skip the else part
else: addi $t2,$t2,-1 # begin else part: y = y-1
add $t3,$t3,$t3 # z = z+z
endif:...</pre>
```

while Statements

Example

```
The simple while loop: while (A[i]==k) i=i+1;
Assuming that: i, A, k are stored in $s1,$s2,$s3
```

Solution

```
loop: add $t1,$s1,$s1 # t1 = 4*i
    add $t1,$t1,$t1 #
    add $t1,$t1,$s2 # t1 = A + 4*i
    lw $t0,0($t1) # t0 = A[i]
    bne $t0,$s3,endwhl #
    addi $s1,$s1,1 #
    j loop #
endwhl: ... #
```

switch Statements

Example

The simple switch

```
switch(test) {
    case 0:
        a=a+1; break;
    case 1:
        a=a-1; break;
    case 2:
        b=2*b; break;
    default:
}
```

Assuming that: test, a, b are stored in \$s1,\$s2,\$s3


```
beq
             s1,t0,case 0
      beq s1,t1,case 1
      beq s1,t2,case 2
             default
      b
case 0:
      addi s2,s2,1
                           #a = a + 1
             continue
      b
case 1:
             s2,s2,t1
                           \#a = a - 1
      sub
             continue
      b
case 2:
      add s3,s3,s3
                           \#b = 2 * b
             continue
      b
default:
continue:
```

Pseudoinstructions

- Pseudoinstructions means "fake instruction"
- Pseudoinstructions do not correspond to real MIPS instructions
- The assembler, that converts assembly language programs to machine code, would then translate pseudoinstructions to real instructions, usually requiring at least one on more instructions.
- Example:
 - **mov \$rt, \$rs** #Copy contents of register **s** to register **t**, R[t] = R[s]
 - => real instruction: addi \$rt, \$rs, 0


LAB 4 Arithmetic and Logical Operations

Lab 4. Arithmetic & Logical Operation




Lab 4. Arithmetic & Logical Operation

Bit mask in logical operation



Lab 4. Arithmetic & Logical Operation

Bit mask in logical operation



LAB 5 Character string with SYSCALL function, and sorting

Lab 5. Character string

Địa chỉ xâu y:

strcpy

```
a1 = 800203c0
Registers
r0/zero=00000000
                 r1/at =000000000
                                  r2/v0
                                         =00000000
                                                   r3/v1
                                                          =0000
                 5/a1 =800203c0
                                  r6/a2 =000000000
                                                                                03 E0 00 08
                                                                                            _init_sbrk()
      =800203d5
                                                   r7/a3
                                                          =00000
                        =800203c6 r10/t2 =00000061
                                                                      800203B0
                                                                                00 00 00 00
r8/t0 =00000000
                                                   r11/t3 =80020
                                                                                            _init_file()
                                  r14/t6 =000000000
                                                                                03 E0 00 08
r12/t4 =000000000
                 r13/t5 =000000000
                                                                      800203B4
16/s0 =00000006
                 r17/s1 =000000000
                                  r18/s2 =00000000
                                                   r19/s3 =0000
                                                                      800203B8
                                                                                00 00 00 00
r20/s4 =00000000
                 r21/s5 =00000000
                                  r22/s6 =00000000
                                                   r23/s7 =00000
                                                                                00 00 00 00
r24/t8 =00000000
                  25/t9 =00000000
                                  r26/k0 =00000000
                                                   r27/k1 =0000
                                                                      800203C0
                                                                                63 6F 70 79 V:
                                                                                                         copy
r28/qp =00000000
                  19/sp =800bbff4
                                  r30/fp =800bc000
                                                   r31/ra =8002
                                                                      800203C4
                                                                                                         xau
                                                                      800203C8
                                                                                  79 20 64
                                                                                                         y d
pc
       =8002005d
                        =000000000
                                         =00000000
                                                    conf
                                                          =00000
                                                                      800203CC
                                                                                65 6E 20 78
                                                                                                         en x
                     us =00400000
bad va =0000000
                                         =00000000
                                                          =0000
                                                                      80020300
                                                                                                         au x
                                                                      800203D4
                                                                                  63 6F 70
                                                                                                         .cop
                                  Địa chỉ xâu x:
 s0=6, x[6]=y[6]
                                                                      800203D8
                                                                                79 20 78 61
                                                                                                         y xa
                                                                      800203DC
      Ký tự 'a'
                                 a0 = 800203d5
                                                                      800203E0
                                                                      800203E4
                                                                                00 00 00 00
L1:
                                                                      800203E8
                                                                                00 00 00 00
                                                                      800203EC
add
             t1,s0,a1
                                #address of y[i] in t1
                                                                      800203F0
                                                                                                           s0=6, x[6]=y[6]
                                                                      800203F4
             t2,0(t1)
lb
                                #t2=y[i]
                                                                      800203F8
                                                                                00 00 00 00
                                                                                                               Ký tư 'a'
             t3,s0,a0
                                #address of x[i] in t3
add
                                                                      800203FC
                                                                                00 00 00 00
             t2,0(t3)
sb
                                #x[i]=y[i]
                                                                      8002 408
                                                                                00 00 00 00
             t2,zero,L2
                               #if y[i]==0, go to L2
beq
                                                                      8002
                                                                                00 00 00 00
                                                                      800
                                                                                00 00 00 00
nop
                                                                      800
                                                                                  00 00 00
                                                                INOP.
addi
                                \#i = i + 1
             s0,s0,1
                                #go to L1
                                                                   Gõ trực tiếp ngăn nhớ giá trị
                                                                     địa chỉ muốn xem. ví dụ:
nop
L2:
                                                                          800203c0 (xâu y)
```


LAB 6 Array and Pointer

LAB 7 Procedure calls, stack and parameters


Procedure & Stack

Procedure call:


Return to call point




Stack



Stack




\$sp and \$fp



Example: \$sp and \$fp

```
proc: sw fp,-4(fsp) # save the old frame pointer
                addi $fp,$sp,0  # save ($sp) into $fp
                addi $sp,$sp,-12 # create 3 spaces on top of stack
                sw $ra,-8($fp) # save ($ra) in 2nd stack element
                sw $s0,-12($fp) # save ($s0) in top stack element
$sp -
       ($s0)
       (Şra)
       ($fp)
                lw
                    $s0,-12($fp)
                                  # put top stack element in $s0
                lw $ra,-8($fp) # put 2nd stack element in $ra
                addi $sp,$fp, 0  # restore $sp to original state
$fp
                lw $fp,-4($sp) # restore $fp to original state
                 jr
                                   # return from procedure
                    $ra
```

Lab 7. Procedure Calls, Assigment 4. n! (stack with n=3)



LAB 8-9 Mini-Project

LAB 10 Control pheripheral devices via simulators

LAB 11 Interrupts & IO programming

LAB 12 Cache Memory