# Computer Architectures 2<sup>nd</sup> part labs – lab 2 Introducing gem5

#### 1) Introducing gem5

gem5 is freely available at: http://gem5.org/

the laboratory version uses the ALPHA CPU model previously compiled and placed at:

```
/opt/gem5/
```

#### the ALPHA compilation chain is available at:

```
/opt/alphaev67-unknown-linux-gnu/bin/
```

a. Write a hello world C program (hello.c). Then compile the program, using the ALPHA compiler, by running this command:

```
~/my_gem5Dir$ /opt/alphaev67-unknown-linux-gnu/bin/alphaev67-unknown-linux-gnu-gcc -static -o hello hello.c
```

#### b. Simulate the program

```
~/my_gem5Dir$ /opt/gem5/build/ALPHA/gem5.opt /opt/gem5/configs/example/se.py -c hello
```

In this simulation, gem5 uses *AtomicSimpleCPU* by default.

#### c. Check the results

your simulation output should be similar than the one provided in the following:

```
~/my_gem5Dir$ /opt/gem5/build/ALPHA/gem5.opt /opt/gem5/configs/example/se.py -c
hello
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
gem5 compiled Sep 20 2017 12:34:54
gem5 started Jan 19 2018 10:57:58
gem5 executing on this_pc, pid 5477
command line: /opt/gem5/build/ALPHA/gem5.opt /opt/gem5/configs/example/se.py -c
Global frequency set at 100000000000 ticks per second
warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned
(512 Mbytes)
0: system.remote_gdb.listener: listening for remote gdb #0 on port 7000
warn: ClockedObject: More than one power state change request encountered within the
same simulation tick
**** REAL SIMULATION
info: Entering event queue @ 0. Starting simulation...
info: Increasing stack size by one page.
Exiting @ tick 2623000 because target called exit()
```

## • Check the output folder

in your working directory, gem5 creates an output folder (m5out), and saves there 3 files: config.ini, config.json, and stats.txt. In the following, some extracts of the produced files are reported.

#### • Statistics (stats.txt)

```
sim_freq
                   1000000000000
                                     # Frequency of simulated ticks
                  1128003
host_inst_rate
                                     # Simulator instruction rate (inst/s)
                      1124782
564081291
640392
                                     # Simulator op (including micro ops) rate(op/s)
# Simulator tick rate (ticks/s)
host_op_rate
host_tick_rate
                                     # Number of bytes of host memory used
host_mem_usage
                           0.00
                                    # Real time elapsed on the host
host_seconds
sim_insts
                           5217
                                    # Number of instructions simulated
                           5217
                                     # Number of ops (including micro ops) simulated
sim_ops
system.cpu_clk_domain.clock 500
                                     # Clock period in ticks
```

Configuration file (config.ini)

```
. . . . . . . . . . .
[system.cpu]
type=AtomicSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=0
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu.dtb
eventq_index=0
fastmem=false
function_trace=false
```

2) Simulate the same program using different CPU models.

#### Help command:

3) ~/my\_gem5Dir\$ /opt/gem5/build/ALPHA/gem5.opt /opt/gem5/configs/example/se.py -h

### List the CPU available models:

```
~/my_gem5Dir$ /opt/gem5/build/ALPHA/gem5.opt /opt/gem5/configs/example/se.py --list-cpu-types
```

a. *TimingSimpleCPU* simple CPU that includes an initial memory model interaction

 $\hbox{$\sim$/my\_gem5Dir$'/opt/gem5/build/ALPHA/gem5.opt'/opt/gem5/configs/example/se.py --cputype=timing -c hello}$ 

b. *MinorCPU* the CPU is based on an in order pipeline

```
\hbox{$\sim$/my\_gem5Dir$ /opt/gem5/build/ALPHA/gem5.opt /opt/gem5/configs/example/se.py --cputype=minor --caches -c hello}
```

c. *DerivO3CPU* is a superscalar processor

```
\verb|-my_gem5Dir$| for t/gem5/build/ALPHA/gem5.opt for t/gem5/configs/example/se.py --cputype=detailed --caches -c hello | for t/gem5/configs/example/se.py --cputype=detailed --c hello | for t/gem5/configs/example/se.py --cputype=detailed --c hello | for t/gem5/configs/example/se.py --c hello | for t
```

Create a table gathering for every simulation the following information:

- Number of instructions simulated
- Number of instructions committed
- Number of CPU Clock Cycles
- CPI

- 3) Download the test programs related to the automotive sector available in MiBench: basicmath, bitcount, qsort, and susan. These programs are freely available at <a href="http://vhosts.eecs.umich.edu/mibench/">http://vhosts.eecs.umich.edu/mibench/</a>
  - a) compile the programs using the provided *Makefile* using the ALPHA compiler *hint*:

```
add a variable to the Makefile in order to use the ALPHA compiler:

CROSS_COMPILE = /opt/alphaev67-unknown-linux-gnu/bin/alphaev67-unknown-linux-gnu
CC=$(CROSS_COMPILE)-gcc

and substitute all the gcc occurrences with the new variable as follows:

gcc → $(CC)
```

- b) Simulate the programs using the *small* set of inputs and the default processor, saving the output results. In the case the simulation time is higher than a couple of minutes, modify the program in order to reduce the simulation time.
- c) Simulate the resulting programs using the gem5 out-of-order (*DerivO3CPU*) processor and collect the following information:
  - a) Number of instructions simulated
  - b) Number of instructions committed
  - c) Number of CPU Clock Cycles
  - d) CPI
  - e) Prediction ratio for the available BPU
    - a) Tournament predictor (it predicts conditional branches)
    - b) BTB
    - c) RAS (Return Address Stack for predicting return instructions)
    - d) Indirect predictor (indirect jumps)
  - f) Report the percentage of the different type of instructions that were executed in the simulation
  - g) For any of the pipeline stages (fetch, decode, rename, issue, execute and commit) report a some of the available parameters that may indicate the stage activity during the simulation.