Logic Gates

Related Devices

Outline


- 1. Logic level and Status
- 2. Logic gates
- 3. Truth table
- 4. Logic gates series
- 5. ICs Package
- 6. Datasheet

 $V_{cc} = 5 \text{ V}$


Logic Circuit Laboratory

Logic level

Acceptable TTL gate input signal levels



Acceptable TTL gate output signal levels



2


TTL: Transistor-Transistor Logic


Logic gates


N	OT		ANI)	1	AN	D		OR			NOI	3		XOI	R	2	KNO	R
	Ā		AB			\overline{AB}			A + I	3					$A \oplus I$	В		$A \oplus I$	B
<u> </u>	> <u>×</u>	A B		<u>×</u>		\supset)o—			<u> </u>	=		> <u> </u>	-		>-			>
A	X	В	A	X	B	A	X	В	A	X	В	A	X	В	A	X	В	A	2
1	0	0	1	0	0	1	1	0	1	1	0	1	0	0	1	1	0	1	
		1	0	0	1	0	0	1	0	1	1	0	0	1	0	0	1	0	
	A 0	A X 0 1	A X B 0 1 0 0 1	A X B A O 1 O 0 1 O 0 1 O 0 O 1	A X B A X O 1 O 0 O 1 O 0 O 0 O 0 O 0 O O O O O O	A X B A X B O O O O O O O O O O O O O O O O O O	A X B A X B A A B A A B A A B A B A A B A B	A	A X B A X B	A AB AB AB A+B A B S <td>A AB AB AB A+B A B X B X B X B A X B A X A X B A</td> <td>A AB AB AB A+B A B X X B X X B X X B X X B X X B X X B X X X B X X B X X X B X X B X<td>A AB AB AB A+B A+B A B S<</td><td>A AB AB AB A+B A+B A B B A X B </td><td>A AB AB AB A+B A+B A B X B A X B A X</td><td>A AB AB AB A+B A+B</td><td>A AB AB AB A+B A+B A+B A+B A B B A X B A X B</td><td>A AB AB A+B A+B A+B A⊕B A B X B A X B A X</td><td>A AB AB A+B A+B A+B A+B A⊕B A⊕B A B B X B A X B A X</td></td>	A AB AB AB A+B A B X B X B X B A X B A X A X B A	A AB AB AB A+B A B X X B X X B X X B X X B X X B X X B X X X B X X B X X X B X X B X <td>A AB AB AB A+B A+B A B S<</td> <td>A AB AB AB A+B A+B A B B A X B </td> <td>A AB AB AB A+B A+B A B X B A X B A X</td> <td>A AB AB AB A+B A+B</td> <td>A AB AB AB A+B A+B A+B A+B A B B A X B A X B</td> <td>A AB AB A+B A+B A+B A⊕B A B X B A X B A X</td> <td>A AB AB A+B A+B A+B A+B A⊕B A⊕B A B B X B A X B A X</td>	A AB AB AB A+B A+B A B S<	A AB AB AB A+B A+B A B B A X B	A AB AB AB A+B A+B A B X B A X B A X	A AB AB AB A+B A+B	A AB AB AB A+B A+B A+B A+B A B B A X B A X B	A AB AB A+B A+B A+B A⊕B A B X B A X B A X	A AB AB A+B A+B A+B A+B A⊕B A⊕B A B B X B A X B A X

ANSI, IEEE, IEC Standard Symbol

Truth table









ANSI, IEEE, IEC Standard Symbol

6

Time diagram




Logic gate



Logic gates series

7400-series Pin Diagrams



Logic gates series

ไอซีลอจิก	ชนิดของลอจิกเกต
7400	Quad 2-input NAND gate
7402	Quad 2-input NOR gate
7404	Hex (Inverter) NOT gate
7408	Quad 2-input AND gate
7432	Quad 2-input OR gate

10

Logic gates series

ตระกูลลอจิกเกต	ความหมาย
74-	Standard TTL
74L-	Low-Power TTL
74S-	Schottky TTL
74LS-	Low-power Schottky TTL
74AS-	Advanced Schottky TTL
74ALS-	Advanced Low-Power Schottky TTL
74F-	Fast Advanced Schottky TTL

TTL : Transistor-Transistor Logic

TTL จะใช้ BJT (Bi-Junction Transistor) ขับเกต เป็นเทคโนโลยีเก่า ปัจจุบันส่วนมากจะใช้ Transistor ชนิด MOSFET ในการขับเกตแทน


Logic gates series

ตระกูลลอจิกเกต	ความหมาย
74HC-	High-Speed CMOS
7HCT-	High-Speed CMOS (TTL-compatible input)
74AC-	Advanced CMOS
74AHC-	Advanced High-Speed CMOS
74LVC-	Low-Voltage CMOS
74VHC-	Very High-Speed CMOS

TTL: Transistor-Transistor Logic

CMOS ข้อดีจะเด่นด้านกำลังขับและการใช้พลังงาน แต่จะออกแบบภายในค่อนข้างซับซ้อน ดังนั้นถ้าจะทำ Logic gates จาก Transistor แนะนำใช้การต่อแบบ TTL จะดีกว่า

Logic gates series



TTL: Transistor-Transistor Logic

CMOS ข้อดีจะเด่นด้านกำลังขับและการใช้พลังงาน แต่จะออกแบบภายในค่อนข้างซับซ้อน ดังนั้นถ้าจะทำ Logic eates จาก Transistor แนะนำใช้การต่อแบบ TTL จะดีกว่า

13

Recommend Electronic Parts



www.es.co.th

14

Recommend Electronic Parts

ถ้าไม่มีใน www.es.co.th ส่วนมากต้องสั่งจาก ตปท







http://th.element14.com


www.digikey.com

Search Ex. Logic gates -> 74HC08 AND Gate



Search Ex. Logic gates -> 74HC08 AND Gate






ICs Package


SN54HC08, SN74HC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

SCLS081B - DECEMBER 1982 - REVISED MAY 1997

SN54HC08...J OR W PACKAGE SN74HC08...D, N, OR PW PACKAGE (TOP VIEW)



SN54HC08 . . . FK PACKAGE (TOP VIEW)



19

Search Ex. Logic gates -> 74HC08 AND Gate

SN54HC08, SN74HC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

QUADRUPLE 2-INPUT POSITIVE-AND GATES

Supply voltage range, V _{CC} -0.5 V to
Input clamp current, $I_{ K }(V_1 < 0 \text{ or } V_1 > V_{CC})$ (see Note 1) ± 20
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1) ±20
Continuous output current, IO (VO = 0 to VCC) ±25
Continuous current through V _{CC} or GND ±50
Package thermal impedance, θ_{JA} (see Note 2): D package
N package
PW package
Storage temperature range, T _{sto} —65°C to 150

I season beyond more lated unless absoluted association maximum reading and particular permanent charages to the events. These are steens rearrigatively, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-related conditions for extended periods may affect device reliability.

NOTES: 1. The input and output violage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through hole packages, which use a trace length of zero.

recommended operating conditions


			S	SN54HC08		SN74HC08			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5			1.5			
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			v
		V _{CC} = 6 V	4.2			4.2			
		V _{CC} = 2 V	0		0.5	0		0.5	٧
VIL	IL Low-level input voltage	V _{CC} = 4.5 V	0		1.35	0		1.35	
		V _{CC} = 6 V	0		1.8	0		1.8	
V)	Input voltage		0		Vcc	0		Vcc	V
Vo	Output voltage		0		Vcc	0		Vcc	V
		V _{CC} = 2 V	0		1000	0		1000	
t	Input transition (rise and fall) time	V _{CC} = 4.5 V	0		500	0		500	ns
		V _{CC} = 6 V	0		400	0		400	
TΑ	Operating free-air temperature		-55		125	-40		85	°C

20

LAB1 START


LAB1.1 เรียนรู้การใช้งานบอร์ด Logic circuit lab


บอร์ดทดลอง Logic circuit



21


LAB1.2 ทดลองการใช้งานเบื้องต้น ผ่านการต่อ Switch





Pull up Pull down

LAB1.3 หาข้อมูล ICs



23

LAB1.2 ทดลอง Logic gates แบบง่าย

