Khoa Tran and Ravi Sangani EE 371 May 22, 2021 Lab 5 Report

### **Procedure**

# Task #1

In order to approach this task, we looked at the block diagram to understand the connection between the audio CODEC interface as well as the audio/video configuration and the noise generator. Looking at these modules and their connection, we were able to understand when read and write is enabled allowing for writedata\_left and writedata\_right to receive the read data with the addition of the noise. We were able to understand how KEY0 was implemented to add the noise in the given audio input. However, without clicking any KEY the audio will receive the input from the given piano file.




Figure 1: Block diagram for task 1




Figure 2: Block Diagram for noise generator

### Task #2

Approaching this problem, we developed the block diagram for task 2, which is a fir filter that takes 8 samples and shifts between 7 different registers and from the output of each register, divide the value by 8 and add for the total in order to get the average and eliminate the noise through the average of 8 samples and continues onwards.




Figure 3: Block diagram for task 2

### Task #3

In order to solve this problem, we developed the block diagram, which consist of 16 registers or n shift registers acting like an n size buffer. This was developed to parameterize the FIR filter in task 2, in order to increase the amount of samples to average. This parameterization allows for filtering of the noise to increase and eliminating some of the high pitch sounds that still exist in task 2. In this task, we used a generate statement to have a for loop, calling n number of registers and shifting them, storing the values in a 2D array. This way, we can keep track of the oldest value that was entered and subtract from the final output value. The accumulator also works like a register, adding divided values as well as subtracting the oldest value.




Figure 4: Block diagram for task 3 with n = 16

## **Results**

#### Task 1:

No additional modules or testbench was needed for the completion of this task.

### Task 2:

For the first part of task 2, we developed the registers to shift and store 8 consecutive samples. From these 8 samples, data is divided by 8 for each output of a register and added together for the resulting output. In Figure 6, the waveform simulation shows how Q outputs D on posedge clk. As well as Figure 5, showing the waveform simulation of the filter, averaging samples given, outputting to result.




Figure 5: Waveform simulation for fir Filter in task 1




Figure 6: Waveform simulation for register in task 1

# Task 3:

In this tasks, we performed simulation test on the register2 module, as well as the parameterized FIR filter that uses a buffer sized n, and an accumulator. This method allows for n samples to be average and filter out the noise. In Figure 8, the simulation for the register module can be seen as well as Figure 7, for the FIR filter with N=16, the values are taken, shifted across registers, and averaged out for the output of result.



Figure 7: Waveform simulation for parameterized fir filter for task 2




Figure 8: Waveform simulation for register2 module for task 2

# **Final Product**

The overarching goal of this project was to design a FIR filter to filter out the noise created in the task 1 modules as well as parameterizing the FIR filter to be able to average a given number of samples. In task 1, we were able to comprehend the connections between the AUDIO CODEC and our interface, how noise is added, and how to connect our filter to eliminate the noise. From task 2, we understood how the filter operates and was able to create a buffer that is sized n, using shift registers to move the data through n registers. This way, we were able to keep track of the oldest data value and compute the average with the values in all of the registers. We didn't have many issues implementing the FIR filter and we enjoyed the aspect of using frequency and audio in this lab as an introduction to how FPGA systems record, taken in, and output audio.

# **Appendix: SystemVerilog Code**

# 1) firFilter.sv (task 1)

```
//Khoa Tran and Ravi Sangani
                     //Khoa Tran and Ravi Sangani
//05/22/2020
//Lab 5, Task 1
//Module firFilter represents a fir Filter for 8 samples of inputs
//averaging them in order to filter out the noise created.
//The fir filter uses a series of shift registers to shift the inputs, divide
//and combine to output to the result
module firFilter(clk, rst, en, data, result);
  input logic clk, rst, en;
  input logic [23:0] data;
  output logic [23:0] result;
10
                                   logic [23:0] temp1, temp2, temp3, temp4, temp5, temp6, temp7;
logic [23:0] combine1, combine2, combine3, combine4, combine5, combine6;
13
                                     //instatiation of register modules presenting a series of shift registers
16
                                   register r1(.clk, .reset(rst), .en, .D(data), .Q(temp1));
register r2(.clk, .reset(rst), .en, .D(temp1), .Q(temp2));
                                   register r3(.clk, .reset(rst), .en, .D(temp2), .Q(temp3)); register r4(.clk, .reset(rst), .en, .D(temp3), .Q(temp4)); register r5(.clk, .reset(rst), .en, .D(temp4), .Q(temp5)); register r6(.clk, .reset(rst), .en, .D(temp5), .Q(temp6)); register r7(.clk, .reset(rst), .en, .D(temp6), .Q(temp7));
19
20
                      //divide each registers' output and add them together
assign combine1 = (({{3{data[23]}}}, data[23:3]}) + ({{3{temp1[23]}}}, temp1[23:3]}) + ({{3{temp2[23]}}}, temp2[23:3]}) + ({{3{temp3[23]}}}, temp3[23:3]}) + ({{3{temp4[23]}}}, temp4[23:3]}) + ({{3{temp5[23]}}}, temp5[23:3]}) + ({{3{temp6[23]}}}, temp6[23:3]});
//output result as combination of all
assign result = ((combine1) + ({{3{temp7[23]}}}, temp7[23:3]}));
26
27
29
30
                       endmodule
                      //Module firFilter represents a fir Filter for 8 samples of inputs
//averaging them in order to filter out the noise created.
//The fir filter uses a series of shift registers to shift the inputs, divide
//and combine to output to the result
module firFilter_testbench();
32
33
34
35
36
                                   logic clk, rst, en;
logic [23:0] data;
logic [23:0] result;
38
39
41
                                   //device under test
firFilter dut(.clk, .rst, .en, .data, .result);
43
44
45
                                   parameter clock_period = 100;
                                   initial begin
                                                clk <= 0;
forever #(clock_period /2) clk <= ~clk;</pre>
47
48
                                 //initial simulation
initial begin

rst <= 1; en <= 0; data <= 23'd50; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd60; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd60; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd40; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd40; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd40; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd40; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd40; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd60; @(posedge clk);
rst <= 0; en <= 1; data <= 23'd60; @(posedge clk);
51
52
53
54
55
57
58
60
61
63
64
66
67
                                                rst <= 0; en <= 1; data <= 23'd60; @(posedge clk); rst <= 0; en <= 1; data <= 23'd40; @(posedge clk); rst <= 0; en <= 1; data <= 23'd40; @(posedge clk); rst <= 0; en <= 1; data <= 23'd40; @(posedge clk); rst <= 0; en <= 1; data <= 23'd40; @(posedge clk); rst <= 0; en <= 1; data <= 23'd40; @(posedge clk); rst <= 0; en <= 1; data <= 23'd40; @(posedge clk);
69
70
```

firFilter.sv Project: DE1\_SoC

Revision: DE1 SoC

\$stop: endmodule 77

ate: May 22, 2021

Page 1 of 2

# 2) register.sv (task 1)

```
//Khoa Tran and Ravi Sangani
//05/22/2020
//Lab 5, Task 1
//Module register outputs 0 on reset and the input of D on enable (en),
//The output is on variable Q and using sequential DFF, Q output is
//on each posedge clk
module register(clk, reset, en, D, Q);
  input logic clk, reset, en;
  input logic [23:0] D;
  output logic [23:0] Q;
                                  /Khoa Tran and Ravi Sangani
     2 3
4
5
6
7
8
9
10
11
always_ff @(posedge clk)
                                                              begin
if (reset)
                                                                              Q <= 0;
else if (en)
Q <= D;
                                                               end
                            endmodule
                             //Module register is a testbench to see if the outputs on //the register module of Q is correct along the posedge //clk with a series of inputs on reset, en, and D
                            module register_testbench();
logic clk, reset, en;
logic [23:0] D;
logic [23:0] Q;
                                              //device under test
register dut(.clk, .reset, .en, .D, .Q);
                                             parameter clock_period = 100;
                                             initial begin
  clk <= 0;
  forever #(clock_period /2) clk <= ~clk;</pre>
                                         //initial simulation
initial begin
reset <= 1; en <= 0; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd60; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd60; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd60; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd60; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd60; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd60; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd60; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd60; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd60; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd60; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd60; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd60; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd60; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd60; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd40; @(posedge clk);
                                                               $stop;
                                              end
                            endmodule
```

# 3) nFirFilter.sv (task 2)

```
//Khoa Tran and Ravi Sangani
  1
          //Khoa Tran and Ravi Sangani
//05/22/2020
//Lab 5, Task 2
//Module nFirFilter parameterize the firFilter module by allowing inputs of
//n size for the number of samples to average and combine. In this module,
//to parameterize the firFilter, generate allows for a for loop, calling
//register2 module n-1 times and storing the output on a 2D array, that has
//n locations and storing a 24 bit value given from the register
module nFirFilter#(parameter n=16)(clk, rst, en, data, result);
input logic clk. rst, en;
  4
  6
                  input logic clk, rst, en;
input logic [23:0] data;
output logic [23:0] result;
12
13
14
15
16
17
18
19
22
12
22
23
24
25
26
27
28
29
33
33
33
33
34
42
43
                  logic [23:0] resultTemp;
logic [n-1:0][23:0] temp;
logic [23:0] dividedData;
logic signed [23:0] last;
logic [23:0] accumulator, addTemp;
                  //divide input data by n
assign dividedData = {{$clog2(n){data[23]}}}, data[23:$clog2(n)]};
                  //generate statement
                  genvar i:
                 generate
  //for loop from 0 to n-1
  for (i = 0; i <= n - 1; i = i+1) begin: generate_shift_registers
    //at first index, store dividedData into the first index of 2D temp array
    if (i == 0)</pre>
                                register2 rN(.clk, .reset(rst), .en, .D(dividedData), .Q(temp[0][23:0]));
//otherwise shift the values of the index
                                     register2 r1(.clk, .reset(rst), .en, .D(temp[i-1][23:0]), .Q(temp[i][23:0]));
                 end
endgenerate
                 //get the last value in 2d temp array
assign last = temp[n-1][23:0];
//get dividedData - last to keep the average for n samples
assign resultTemp = dividedData - last;
                  //sequential DFF for accumulator getting resultTemp + previous accumulator value on
           posedge clk
always_ff @(posedge clk) begin
if (rst)
44
45
46
47
48
49
50
51
52
53
54
55
56
57
59
                               accumulator <= 0;</pre>
                        else if (en)
                               accumulator <= addTemp;</pre>
                  assign addTemp = resultTemp + accumulator;
//output the result which is the total of accumulator plus resultTemp
                  assign result = addTemp;
           endmodule
              /Testbench for nFirFilter, parameterizing firFilter
/giving n = 16, and a series of inputs on data and en,
/seeing if the output on result is correct along
60
            //posedge clk
           //posedge CTk
module nFirFilter_testbench#(parameter n = 16)();
logic clk, rst, en;
logic [23:0] data;
logic [23:0] result;
61
62
63
64
65
                 //device under test
nFirFilter dut(.clk, .rst, .en, .data, .result);
66
67
68
69
70
71
72
73
74
75
                        defparam dut.n = n;
                 parameter clock_period = 100;
                  initial begin
                        clk <= 0;
forever #(clock_period /2) clk <= ~clk;
```

```
76
77
78
79
80
81
82
83
84
85
86
87
88
                                                                                                                                                                                initial simulation

itial begin

rst <= 1; en <= 0; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd50; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd60; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd60; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd60; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd60; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd60; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd60; @(posedge clk);

rst <= 0; en <= 1; data <= 23'd60; @(
                                                                                                                                               //initial simulation initial begin
                 89
               90
91
92
93
94
95
  96
97
98
99
100
  101
102
     103
     104
  105
106
107
  108
  109
111
112
113
  114
     115
     116
     117
  118
119
120
121
                                                                                                                                                                                               $stop;
                                                                                                                                               end
                                                                                               endmodule
```

# 4) register2.sv (task 2)

```
/Khoa Tran and Ravi Sangani
/05/22/2020
/Lab 5, Task 2
/Module register2 outputs 0 on reset and the input of D on enable (en).
     2 3
                       //Module register/ outputs 0 on reset and the input of D on enable of //The output is on variable Q and using sequential DFF, Q output is //on each posedge clk
module register2(clk, reset, en, D, Q);
input logic clk, reset, en;
input logic [23:0] D;
output logic [23:0] Q;
     5678
     9
 10
11
12
13
14
15
16
17
                                    always_ff @(posedge clk)
                                                 begin

if (reset)

Q <= 0;

else if (en)
                                                                            Q <= D;
18
19
                       endmodule
20
21
22
                        //Module register is a testbench to see if the outputs on //the register module of Q is correct along the posedge //clk with a series of inputs on reset, en, and D
23
24
                        module register2_testbench();
                                    logic clk, reset, en;
logic [23:0] D;
logic [23:0] Q;
 25
26
27
28
29
30
                                    register2 dut(.clk, .reset, .en, .D, .Q);
31
32
33
                                    parameter clock_period = 100;
                                    initial begin
 34
35
                                                 clk <= 0;
forever #(clock_period /2) clk <= ~clk;
 36
                                     end
37
38
39
                                               initial begin
reset <= 1; en <= 0; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd50; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd60; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd40; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd40; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd40; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd40; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd40; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd40; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd40; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd40; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd40; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd40; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd40; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd40; @(posedge clk);
reset <= 0; en <= 1; D <= 23'd40; @(posedge clk);</pre>
                                                  initial begin
 40
41
42
43
44
45
46
47
 48
 49
50
51
52
53
54
55
56
57
58
59
                                                 $stop:
                                    end
 60
                        endmodule
```

# 5) DE1 SoC.sv (task 1,2,3)

```
//Khoa Tran and Ravi Sangani
          /05/22/2020
/Lab 5, Task 1
        4
 8
10
13
14
             input logic CLOCK_50, CLOCK2_50;
input logic [3:0] KEY;
input logic [9:0] SW;
output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
output logic [9:0] LEDR;
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
31
32
33
34
35
36
37
38
              // I2C Audio/Video config interface
output FPGA_I2C_SCLK;
              inout FPGA_I2C_SDAT;
              // Audio CODEC
              output AUD_XCK;
              input AUD_DACLRCK, AUD_ADCLRCK, AUD_BCLK;
input AUD_ADCDAT;
              output AUD_DACDAT;
                 Local wires
              logic read_ready, write_ready, read, write;
logic signed [23:0] readdata_left, readdata_right;
logic signed [23:0] writedata_left, writedata_right;
logic signed [23:0] task2_left, task2_right, task3_left, task3_right;
logic signed [23:0] noisy_left, noisy_right;
              logic reset;
             logic [23:0] noise, filtered1Left, filtered1Right, filtered2Left, filtered2Right;
noise_gen noise_generator (.clk(CLOCK_50), .en(read), .rst(reset), .out(noise));
assign noisy_left = readdata_left + noise;
assign noisy_right = readdata_right + noise;
39
40
41
42
43
              //instatiation of firFilter for both noisy_left and noisy_right as inputs to data and
        result on task2_left and task2_right
firFilter filterL(.clk(CLOCK_50), .rst(reset), .en(read), .data(noisy_left), .result(
filteredlLeft));
firFilter filterR(.clk(CLOCK_50), .rst(reset), .en(read), .data(noisy_right), .result(
44
45
        filtered1Right));
  assign task2_left = filtered1Left;
46
47
              assign task2_right = filtered1Right;
48
        //instatiation of nFirFilter with n as 16 for both noisy_left and noisy_right as inputs to data and result on task3_left and task3_right
49
50
              nFirFilter filter2L(.clk(CLOCK_50), .rst(reset), .en(read), .data(noisy_left), .result(
        filtered2Left))
        filtered2Left);
    defparam filter2L.n = n;
    nFirFilter filter2R(.clk(CLOCK_50), .rst(reset), .en(read), .data(noisy_right), .result(
filtered2Right));
    defparam filter2R.n = n;
    assign task3_left = filtered2Left;
52
53
54
55
56
57
58
59
60
              assign task3_right = filtered2Right;
               /combinational logic for KEY to see which key calls which task
             always_comb begin
case(KEY[2:0])
3'b110: begin // KEYO outputs noise
writedata_left = noisy_left;
writedata_right = noisy_right;
61
62
63
64
65
                        end
                        3'b101: begin // KEY1 outputs task2 filtered noise
writedata_left = task2_left;
66
67
                             writedata_right = task2_right;
                        3'b011: begin // KEY2 outputs task3 filtered noise
writedata_left = task3_left;
                             writedata_right = task3_right;
```

```
71
72
73
74
75
76
77
78
79
80
                    end
                    default: begin // default output raw data
  writedata_left = readdata_left;
  writedata_right = readdata_right;
                    end
                endcase
            end
            assign reset = \simKEY[3]; assign {HEX0, HEX1, HEX2, HEX3, HEX4, HEX5} = '1; assign LEDR = SW;
 81
82
83
84
85
86
87
88
90
91
92
93
94
95
96
97
98
            // only read or write when both are possible
            assign read = read_ready & write_ready;
assign write = read_ready & write_ready;
            99
100
101
102
                // inputs
CLOCK2_50,
103
104
                1'b0.
105
106
                 // outputs
107
                AUD_XCK
108
109
            audio_and_video_config cfg(
110
                // Inputs
CLOCK_50,
111
112
113
114
                // Bidirectionals
FPGA_I2C_SDAT,
FPGA_I2C_SCLK
116
117
118
119
            audio_codec codec(
    // Inputs
    CLOCK_50,
120
122
123
                1'b0,
124
125
                read, write,
writedata_left, writedata_right,
126
127
                AUD_ADCDAT,
129
                 // Bidirectionals
130
                AUD_BCLK,
AUD_ADCLRCK,
131
132
133
                AUD_DACLRCK,
134
135
                // Outputs
                read_ready, write_ready, readdata_left, readdata_right,
136
137
138
                AUD_DACDAT
139
140
141
        endmodule
142
```