
```
Wednesday, April 7, 2021
              2:00 PM
    1. S = x + y + y & + x Q
                             000,011/01/110
                                                                       100,010,00111
    State diagram:
                                          100,010,001,111
          O=02
           Siel
                                            000,011,101,110
                             0,000,010
                                           111,101,110 011
             S0-0
              5, 21
                                          000,001,010,100
 // Full adder module, (combinational only logic)
 module fullAdder(A, B, cin, sum, cout);
    input logic A,B,cin;
    output logic sum, cout;
    assign sum = A \wedge B \wedge cin;
    assign cout = A&B | cin & (A^B);
 endmodu1e
 // D flip flop module (sequential only logic)
 module D_Flip_Flop(clk, reset, D, Q);
input logic clk, reset, D;
    output logic Q;
```

```
always_ff @(posedge clk) begin
      if (reset) Q <= 1'b0;
      else Q \ll D;
   end
endmodule
// Top level module (takes input x, y)
module DE1_SOC(X, Y, clk, S, reset);
   input logic X, Y, clk, reset;
   logic Q, C;
   output logic S;
   // Full adder is connected to the D flip flop as specified in the question
  fullAdder FA (.A(X), .B(Y), .cin(Q), .sum(S), .cout(C));
   D_Flip_Flop FL (.clk(clk), .reset(reset), .D(C), .Q(Q));
endmodule
module DE1_SOC_testbench();
   logic X, Y, S, clk, reset;
   DE1_SOC dut (.x, .Y, .clk, .s, .reset);
   // clock setup
   parameter clock_period = 100;
   initial begin
       c1k \ll 0;
       X \ll 0;
       Y <= 0;
       reset <= 0;
       forever #(clock_period / 2) clk <= ~clk;
   end // initial
   initial begin
       reset <=1; @(posedge clk);
      X <= 0; Y <=1; @(posedge clk);
     @(posedge clk);
     @(posedge clk);</pre>
                     @(posedge clk);
       X \le 1;
                     @(posedge clk);
@(posedge clk);
@(posedge clk);
```



\$stop;

endmodule

5


end // initial


module fsm (clk, reset, in, out);

output logic out; //output bit

input logic clk, reset, in; //input for clk, reset, an a bit input

enum {SO, S1, S2, S3, S4} ps, ns; //all five states, present state, next state





4. When using non blocking, both modules are the same even though it is different in the placement of the x and y, on the posedge clk, both x and y values gets updated at the same time, allowing x to get its value through input a and b, and then y would get its value through x and c. This is true in both code when it is non blocking. However, it is the opposite for blocking as x has to be updated before y in order for y to capture the value of x through inputs a and b. When it is blocking, the

