Khoa Tran EE 371 April 12, 2021 Lab 1 Report

Procedure

Parking Lot Occupancy Counter

Approaching this problem, I first drew up the block diagram to figure out how to connect each FSM in order to produce the correct output for the number of cars in the parking lot, keeping track of the sensor inputs for either a car is entering or exiting, and connecting the outputs to the inputs of a counter that increments and decrements in order to get an accurate reading of the number of cars in the parking lot. As seen in the block diagram in figure 1, the switches in the GPIO are connected to the inputs of the parking lot finite state machine, and the outputs are the 7 segment HEX board display, and the LEDs of the GPIO.




Figure 1: Block diagram for parking lot occupancy counter

Sensor Input Task

Approaching this problem, I first drew up the state diagram in order to figure out the number of states that I need and when to progress to each state depending on the inputs of a and b in order to have either exit or enter be true. As seen in figure 1, when the state diagram goes from S0 to

S3 and with a 00 input, then the enter output would be 1. Otherwise, if the state diagram goes from S0 to S1 and with the input of 00, the exit output would be 1.

So = both sensors unblocked
S1 = a is blocked and b isn't blocked
S2 = both sensors are blocked
S3 = b is blocked and a isn't blocked




Figure 2: State diagram for sensor detection of exit and enter

Counter Task

Approaching this problem, I started by drawing out the state diagram for the counters of 3 bit and 5-bit. Depending on the input of incr and decr, the counter either moves up for incr and down for decr. These values are 1-7 for 3-bit and 31 for 5-bit. However, in this problem, for 3-bit, the maximum capacity of the parking lot is 5 cars, so after 5, the counter will still increment, but the display value will be nothing as it cannot past 5 cars. The same is for 5-bit, as the maximum value is 25, and at that state, the display will be 25, and anything more is nothing. Afterwards, I implemented this design on Verilog with two inputs and six outputs that correspond to the individual 7-segment hex display.




Figure 3: State diagram 3- and 5-bit counters

Results

Sensor Input Task:

For the first part, I tested if the finite state machine will go through the correct states by checking if enter increments on the input sequence of 10, 11, 01, 00. I also tested for the opposite of enter, the exit output as it should increment on the input sequence of 01, 11, 10, 00. As seen in figure 4, the sequence of inputs produced the correct outputs for both enter and exit. For the simulations, the input and output progresses if the clock is at the positive edge.




Figure 4: The waveform generated by the FSM for the Sensor Inputs

Counter Task:

For this simulation, I tested the inputs of incr and decr in order to check if the values of display, hex1, hex2, hex3, hex4, and hex5 are correct in order to be transferred to the DE1_SoC module and the 7-segment hex display board. As seen in the waveform generated by the counter module in figure 5, the hex display board starts at "CLEARO" then progresses to "01" and continues to count when incr is true. It was difficult to fit all the simulations towards the maximum capacity of 25, however, I was able to run the simulation individually, and confirmed the output at the count of 25 to be "FULL25". As a result, this waveform simulation shows that my counter module works perfectly with the inputs of incr and decr.




Figure 5: The waveform generated by the wind module

The size of FSM (fsm parking module) is 27+7, which equals 34. This is the size of the design in terms of FPGA logic and DFF resources with the cost of the clock divider as the cost of the clock divider isn't given.

Analysis & Synthesis Resource Utilization by Entity										
	Compilation Hierarchy Node	Combinational ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
1	✓ DE1_SoC	27 (0)	7 (0)	0	0	87	0	DE1_SoC	DE1_SoC	work
1	counter.count	23 (23)	5 (5)	0	0	0	0	DE1_SoC counter.count	counter	work
2	fsm:parking	4 (4)	2 (2)	0	0	0	0	DE1_SoC fsm:parking	fsm	work

Figure 6: Analysis and Synthesis Resource Utilization of the DE1 SoC

Final Product

The overarching goal of this project was to design a system that takes in the inputs of two sensors in order to detect the movement of cars going in or out of a parking lot. The goal was also to develop a counter to keep track of the number of cars currently in the parking lot. Overall, Overall, this project was designed to fit the goals as it was able to take in the inputs of two switches (sensors) and traverse through the finite state machine in order to determine if a car has entered or exited the parking lot. From then, the counter takes care of the number of cars, incrementing the value when a car enters and decrementing when a car exits. At 25 cars, the hex board displays full and if another car enters then it displays nothing as that is not possible. I was able to develop each part of the design, from the parking lot sensor inputs to the counters, both work in conjunction to develop a parking lot occupancy counter system. The difference on what was asked, and the finished product is minimal as it executed inputs with the correct outputs.

Appendix: SystemVerilog Code

1) fsm.sv

```
/Khoa Tran
/04/12/2021
                   //04/12/2021

//CSE 371

//Lab 1, Task 1

//This module represents the finite state machine for the parking lot as it represents

//the input of sensor a and b. As a and b are one-bit inputs, the module goes through

//the order of progression of the two inputs in order to determine either an enter or

//an exit output value.
                  //Implementing the fsm module with the inputs clk, reset, a, and b. The enter and //exit variable outputs are a one-bit value indicating either the parking lot got one //more or less car. This fsm module allows for reset to start the input sequence and //current state over again. Lastly, the module progress to the next input value when clk is a positive edge.

module fsm (clk, reset, a, b, enter, exit);
  input logic clk, reset; //input for clk, reset
  input logic a, b; //input for sensor a and b
  output logic exit; //output for exit
  output logic enter; //output for enter
     11
    13
    14
    15
16
    17
18
    19
20
21
22
23
                            enum {SO, S1, S2, S3} ps, ns; //all five states, present state, next state
                                  ways_comb begin //comb next state logic
case (ps)
S0: if (a & ~b) ns = S1; //initial state, both sensor is unblocked
    else if (~a & b) ns = S3;
    else ns = S0;
S1: if (a & b) ns = S2; //state of sensor a blocked, and b unblocked
    else if (~a & ~b) ns = S0;
    else ns = S1;
S2: if (a & ~b) ns = S1; //state of both sensors blocked
    else if (~a & b) ns = S3;
    else ns = S2;
S3: if (a & b) ns = S2; //state of sensor b blocked, and a unblocked
    else if (~a & ~b) ns = S0;
else ns = S2;
s3: if (a & b) ns = S2; //state of sensor b blocked, and a unblocked
    else if (~a & ~b) ns = S0;
endcase
                           always_comb begin //comb next state logic
    24
    26
27
28
29
30
31
    32
33
34
35
36
37
                          endcase
end
    38
39
                           // equation for output of enter and exit as it depends on present state and input, a and
    40
41
42
                           assign enter = ((ps == S3) & ~a & ~b);
assign exit = ((ps == S1) & ~a & ~b);
                                    //sequential logic (DFFS)
always_ff @(posedge clk) begin
  if (reset)
    ps <= S0;</pre>
     43
44
45
46
47
     48
49
                                                     ps <= ns;
                   end
endmodule
    50
    51
52
53
                    //Module test the output of the fsm module by running a sequence of inputs //on a and b and testing if the output, enter and exit, is correct.
    54
55
                    module fsm_testbench();
                           logic clk, reset, a, b, enter, exit;
     56
57
                           //devices under test
fsm dut (.clk, .reset, .a, .b, .enter, .exit);
     58
59
    60
                           //clock setup
parameter clock_period = 100;
    61
62
63
64
65
66
67
68
69
70
                          initial begin
  clk <= 0;
forever #(clock_period /2) clk <= ~clk;</pre>
                           end

//initial simulation

initial begin

reset <= 1;

reset <= 0; a<=0; b<=0;

reset <= 0; a<=1; b<=0;

reset <= 0; a<=1; b<=1;

reset <= 0; a<=0; b<=1;
                                                                                                                           @(posedge clk);
                                                                                                                           @(posedge clk);
@(posedge clk);
@(posedge clk);
@(posedge clk);
    71
72
73
74
                                                                                                                                   Page 1 of 2
                                                                                                                                                                                                                                                         Revision: DE1 SoC
ate: April 12, 2021
                                                                                                                                         fsm.sv
                                                                                                                                                                                                                                                             Project: DE1_SoC
                                                                                                                           @(posedge clk);
@(posedge clk);
@(posedge clk);
                                     reset <= 0; a<=0; b<=0;
reset <= 0; a<=1; b<=0;
reset <= 0; a<=1; b<=1;
                                    reset <= 0; a<=0; b<=1;
reset <= 0; a<=0; b<=0;
reset <= 0; a<=0; b<=1;
reset <= 0; a<=1; b<=1;
reset <= 0; a<=1; b<=1;
                                                                                                                           @(posedge clk);
@(posedge clk);
@(posedge clk);
@(posedge clk);
@(posedge clk);
    78
    79
80
    81
                                    reset <= 0; a<=0; b<=0;
reset <= 0; a<=0; b<=0;
     84
85
                                    $stop; //end simulation
                  end
endmodule
    88
```

2) counter.sv

```
//Noolytrani
//Abl / Counter Task 2
//Abl / Counter Task 2
//Abl / Counter Task 2
//This module implements a sequential circuit that acts as a register
//This module implements a sequential circuit that acts as a register
//This module counts upwards at positive clock edge. This
//module allows reset to make the output op back to 0 when reset is called.
// In binary. This module counts upwards at positive clock edge. This
//module allows reset to make the output op back to 0 when reset is called.
// Set the counter increases of decreases, the /-bit values for the display of hex0
// Set the counter increases of decreases, the /-bit values for the display of hex0
// As the counter increases of decreases, the /-bit values for the display of hex0
// Cars. it displays "FULL25". For all other values, it will just display the value.
// Cars. it displays "FULL25". For all other values, it will just display the value.
// Cars. it displays "FULL25". For all other values, it will just display the value.
// Cars. it displays "FULL25". For all other values, it will just display the value.
// Cars. it displays on the 7-sequent HEX board as it shows the current count of cars
// In binary and counts upwards at positive clock edge. This
// In binary and counts upwards at positive clock edge. This
// Mobile allows reset to make the output go back to 0 when reset is called. As the counter of carset to make the output go back to 0 when reset is called. As the counter of carset to make the output go back to 0 when reset is called. As the counter of carset to make the output go back to 0 when reset is called. As the counter of carset to make the output go back to 0 when reset is called. As the counter of carset to make the output go back to 0 when reset is called. As the counter of carset to make the output go back to 0 when reset is called. As the counter of carset to make the output go back to 0 when reset is called. As the counter of carset to make the output go back to 0 when reset is called. As the counter of carset to output g
```

Date: April 12, 2021

| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021
| Date: April 12, 2021

```
hex1 = one:
display = five:
end isplay = five:
end isplay = five:
hex3 = 7'billilli;
hex3 = 7'billilli;
hex4 = 7'billilli;
hex2 = 7'billilli;
hex4 = one:
display = six:
end
5'b1001: begin
hex4 = 7'billilli;
hex4 = 7'billilli;
hex2 = 7'billilli;
hex2 = 7'billilli;
hex2 = 7'billilli;
hex1 = one:
display = seven:
end
5'b1001: begin
hex3 = 7'billilli;
hex4 = one:
display = eight;
end
5'b1001: begin
                                                                                                                                                                                                                                                                  5'b10011: begin

hex5 = 7'b111111:

hex4 = 7'b111111:

hex3 = 7'b111111:

hex2 = 7'b111111:

hex1 = one:

display = nine:

end
                                                                                                                                                                                                                                                                  5'b10100: begin
hex5 = 7'b111111;
hex4 = 7'b111111;
hex3 = 7'b111111;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             Page 3 of 5
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            Revision: DE1_SoC
Date: April 12, 2021
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Project: DE1_SoC
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                counter.sv
                                                                                                                                                                                                                                                                  | hex2 = 7'bllllll:
| hex1 = two:
| display = zero;
| end |
| 5'bl010!: begin
| hex4 = 7'blllll!:
| hex4 = 7'blllll!:
| hex2 = 7'bllll!:
| hex2 = 7'bllll!:
| hex4 = two:
| segin |
| hex5 = 7'bllll!:
| hex4 = 7'bllll!:
| hex5 = 7'bllll!!:
| hex6 = 7'bllll!!:
| hex6 = 7'bllll!!:
| display = two:
| end = 5'bl011!!: begin |
                    | Nex1 = Two: | Nex1 = Two: | Nex2 = Two: | Nex3 = Trbillill: | Nex4 = Trbillill: | Nex4 = Trbillill: | Nex4 = Trbillill: | Nex5 = Trbillill: | Nex2 = Trbillill: | Nex4 = Trbillill: | Nex5 = Trbillill: | Ne
                                                                                                                                                                                                                                                                     display = five;
end
default; end
hex5 = 7'billill;
hex4 = 7'billill;
hex2 = 7'billill;
hex2 = 7'billill;
hex1 = 7'billill;
display = 7'billill;
endcase
                                                                                           end
endmodule
```

```
281
282
283
284
                      //Module test the output of the counter module by running a sequence of inputs
//on reset, incr and decr to test if the output of display, hex1, hex2, hex3, hex4, and hex5.
//is correct along the positive edges, by making sure out counts up by 1 when incr is 1 and
//decrements when decr is 1.
     285
    286
287
                       module counter_testbench#(parameter width = 5)();
                               logic incr. decr. reset.
logic [6:0] display;
logic [6:0] hex1;
logic [6:0] hex2;
logic [6:0] hex3;
logic [6:0] hex4;
logic [6:0] hex5;
logic [6:0] hex5;
logic [width - 1:0] out;
    288
289
                                                                   decr, reset, clk;
display;
    290
291
292
293
294
295
296
297
298
                                //devices under test counter dut (.incr, .decr, .reset, .clk, .display, .hex1, .hex2, .hex3, .hex4, .hex5);
                               //clock setup
parameter clock_period = 100;
     300
                                                                                                                                            Page 4 of 5
                                                                                                                                                                                                                                                                        Revision: DE1_SoC
Date: April 12, 2021
                                                                                                                                                                                                                                                                           Project: DE1_SoC
                                                                                                                                             counter.sv
                                initial begin
  clk <= 0;
  forever #(clock_period /2) clk <= ~clk;</pre>
     304
     305
     306
307
                                //initial simulation
initial begin
reset <- 1;
reset <- 0; incr<
    308
309
                                                                                                                                                    @(posedge clk);
     310
                                                                              incr<=0; decr<=0;
                                       reset <= 0: incr<=0: decr<=0:
reset <= 0: incr<=1: decr<=0:
reset <= 0: incr<=0: decr<=1:
     311
312
     313
     314
    315
316
                                                                                                                                                     @(posedge clk);
@(posedge clk);
@(posedge clk);
@(posedge clk);
@(posedge clk);
     317
     318
     319
    320
321
322
323
                                         $stop: //end simulation
    324
325
326
                      end
endmodule
```

3) DE1 SoC.sv

```
//Khoa Tran
//04/12/2021
//CSE 371
//Lab 1, DEI_SoC Task3
//Lab 1, DEI_SoC Task3
//This module, DEI_SoC takes the inout swtiches of the GPIO_O, Clock_50 input,
//in order to have the switches be connected to the LED on the breadboard. These
//switch is connected to input a, and the other switch connected to input b,
//switch is connected to input a, and the other switch connected to input b.
//From these inputs, the fsm will output a value for the counter to either increment
//or decrement. Afterwards, the output of the counter indicates the amount of cars in the
parking
//lot, displaying the values on the hex 7-segment display. The reset is connected to
//the third switch on the breadboard, allowing the state of the parking lot to go back
//to zero cars. Additionally, implements a clock that is connected to LEDR[5] and will
//express the input whenever the clock, and led is on with the positive edge.
output logic CLOCK_50, HEXO, HEXI, HEX2, HEX3, HEX4, HEX5, LEDR, GPIO_O);
input logic [5:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
output logic [5:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
input logic [5:0] LEDR;
         10
         112131415617
1181922122324
1181922122324
11819221223
118192223
118192223
11819223
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
1181923
118192
118192
118192
118192
118192
118192
118192
118192
118192
118192
118192
118192
118192
118192
118192
118192
118192
118192
118192
118192
118192
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
11819
118
                                                inout logic [33:0] GPIO_0;
                                                 logic reset;
logic [31:0] div_clk;
                                                 assign reset = GPIO_0[7]; //third switch connected to reset parameter whichClock = 22; // 0.75 Hz clock
                                                  assign GPIO_0[26] = GPIO_0[5]; //connecting switches to leds
assign GPIO_0[27] = GPIO_0[6];
                                                 clock_divider cdiv (.clock(CLOCK_50), .reset(reset), .divided_clocks(div_clk));
                                                logic clkSelect:
                                                 assign clkSelect = CLOCK_50; // for simulation
                                                 //assign clkSelect = div_clk[whichClock]; // for board
                                                  //LEDR[0] connected to clk
assign LEDR[0] = clkSelect;
                                                  // logic variables for output of fsm
logic enterOut;
logic exitOut;
                                fsm parking(.clk(clkSelect), .reset(reset), .a(GPIO_0[5]), .b(GPIO_0[6]), .enter(enterOut), .exit(exitOut)); //output of fsm goes into counter for count and display of values counter count(.incr(enterOut), .decr(exitOut), .reset(reset), .clk(clkSelect), .display(HEXO), .hex1(HEX1), .hex2(HEX2), .hex3(HEX3), .hex5(HEX5));
         48
49
         50
51
52
53
54
55
56
67
58
69
70
71
72
73
                                  //Module test the output of the DEI_SoC module by running a sequence of inputs //on the switches on the GPIO[5] and GPIO[6] and GPIO[7] as the reset //in order to test if the output on the HEXO, HEXI, HEX2, HEX3, HEX4, and HEXS //is correct along the positive edges.

Ogic CLOCK_50;

logic CLOCK_50;

logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;

logic [9:0] LEDR;

wire [33:0] GPIO_0;

logic Sw0, Sw1, reset;
                                                 DE1_SoC dut (.CLOCK_50, .HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .LEDR, .GPIO_0);
                                                 assign GPIO_0[5] = Sw0;
assign GPIO_0[6]= Sw1;
assign GPIO_0[7] = reset;
                                                 parameter clock_period = 100;
                                                             initial begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                         Revision: DE1_SoC
                                                                                                                                                                                                                                                                                                                                                                                                                                                              Project: DE1_SoC
ate: April 12, 2021
                                                                                                                                                                                                                                      DE1 SoC.sv
                                                                             CLOCK_50 <= 0;
forever #(clock_period /2) CLOCK_50 <= ~CLOCK_50;</pre>
   end //initial
                                                initial begin
  reset <= 1; @(posedge CLOCK_50);
  reset <= 0; @(posedge CLOCK_50);</pre>
                                                                   reset <= U; @(posedge CLOCK_SO);

Sw0 <= 0; Sw1 <= 0; @(posedge CLOCK_SO);

Sw0 <= 1; Sw1 <= 0; @(posedge CLOCK_SO);

Sw0 <= 1; Sw1 <= 1; @(posedge CLOCK_SO);

Sw0 <= 0; Sw1 <= 1; @(posedge CLOCK_SO);

Sw0 <= 0; Sw1 <= 0; @(posedge CLOCK_SO);

Sw0 <= 1; Sw1 <= 0; @(posedge CLOCK_SO);

Sw0 <= 1; Sw1 <= 0; @(posedge CLOCK_SO);

Sw0 <= 0; Sw1 <= 1; @(posedge CLOCK_SO);

Sw0 <= 0; Sw1 <= 1; @(posedge CLOCK_SO);

Sw0 <= 0; Sw1 <= 0; @(posedge CLOCK_SO);

Sw0 <= 0; Sw1 <= 1; @(posedge CLOCK_SO);

Sw0 <= 0; Sw1 <= 1; @(posedge CLOCK_SO);

Sw0 <= 1; Sw1 <= 0; @(posedge CLOCK_SO);

Sw0 <= 0; Sw1 <= 0; @(posedge CLOCK_SO);
                                  $stop;
                                   endmodule
                                  //clock_divider module has inputs of the clock, reset, and the
//32 bit divided_clock which allows to sequence through and
//output whenever the postive edge has been reached on the clock
// divided_clocks[0] = 25MHz, [1] = 12.5MHz, ... [23] = 3Hz, [24] = 1.5Hz, [25] = 0.75Hz, ...
module clock_divider (clock, reset, divided_clocks);
input logic reset clock;
output logic [31:0] divided_clocks = 0;
                                                 always_ff @(posedge clock) begin
divided_clocks <= divided_clocks + 1;
                                                 end
                                   endmodule
```