

Khoa Tran
EE 371
April 23, 2021
Lab 2 Report

Procedure

Task #1

Approaching this problem, I first drew up the block diagram to figure out the necessary inputs of the line_drawer through passing in two coordinates as starting and ending points and figure out the outputs of x and y for the VGA_framebuffer to receive a x and y address as well as a color to output the given line. In order to do this, I looked through the pseudocode of the Bresenham's line algorithm in order to understand the conditions of combinational logic as it manipulates previous values and updates on the clock edge. As the algorithm is based on if the line is steep or not, I was able to decipher the code and understand the conditions of setting initial x and y values in order to progress and output the line with minimal errors.




Figure 1: Block diagram for task 1

Task #2

Approaching this problem, I first drew up finite state machine that controls the inputs of the line_drawer based on conditions of a counter and if the line is done printing given from the line_drawer module. The finite state machine that I developed starts out with initial points for the line to be drawn. Then the line is cleared by giving the VGA an output of the color black and the line_drawer the same coordinate inputs. Afterwards, the fsm goes through a series of states that increments the values of either x or y coordinates in order to animate the line in a circle around the VGA board. After every line display, the line is then cleared. Also, there is a switch that clears the entire display of the board.




Figure 2: Block diagram for task 2




Figure 3: FSM for task 2

Results

Task 1:

For the first part, I tested if the line_drawer outputs the correct x and y values with the given starting and ending coordinates of (x_0, y_0) and (x_1, y_1) , as you can see in figure 3, the x and y continuously outputs addresses for the VGA_framebuffer to write to and as the coordinates change, the x and y values change as well




Figure 4: Waveform simulation for line_drawer for task 1

I also tested the simulation of the DE1_SoC module. However, the results were very different as when I ran the code on the labsland, it worked according to the line_drawer as the DE1_SoC only sends the output of line_drawer into the VGA_framebuffer.




Figure 5: Waveform for DE1_SoC of task 1

Task 2:

This task replicated the same line_drawer module but with the addition of a temporary reset as an input, this is indicated as the line has been erased, forcing to go to the starting coordinates. This module also outputs if the line is done as in the current value is at the last coordinate.




Figure 6: The waveform simulation generated by line_drawer for task 2

I also created an fsm and tested the output of it as it was able to transition between different states, incrementing values based on the location on the board.




Figure 7: Waveform simulation generated by fsm for task 2

Once again, the DE1_SoC simulation was incorrect as seen in figure 7 and x and y aren't able to output anything. However, I have tested the fsm and the line_drawer and couldn't figure out why it wasn't loading the output of line_drawer into the VGA.




Figure 8: The waveform simulation generated by DE1_SoC for task 2

Final Product

The overarching goal of this project was to design a module that outputs a line given a starting and ending coordinate using Bresenham's algorithm and as well as animate the line by outputting the line and clearing it and incrementing starting and ending coordinates to continue the process and make it seem like it is animating through the screen. I wasn't able to accomplish task 2 as my DE1_SoC wouldn't transfer the outputs of line_drawer into the VGA_framebuffer. However, I was able to implement line_drawer and an fsm that controls the color that the VGA_framebuffer writes as I had the right idea but couldn't execute properly. Overall, I was able to learn a tremendous amount from this lab based on implementing C code in SystemVerilog and even though I wasn't able to animate the line, I am pleased with being able to implement line_drawer.

Appendix: SystemVerilog Code

1) Line_drawer.sv (task 1)

```
1 //Khoa Tran
2 //05/07/2021
3 //Lab 3, Task 1
4 //This module implements a controller for the VGA_framebuffer that draws a line from inputs
5 //of x0, y0, x1, y1 as two coordinates and outputs a series of x and y addresses of the
6 //VGA_framebuffer
7 //and output of done indicating the line is done printing. Taking inputs of clk and reset
8 //for
9 //making sure that values are given to the output at the posedge clk as well as having a
10 //functionality
11 //to reset or tempReset input from the fsm as an indication that the line has been cleared.
12 module line_drawer(clk, reset, x0, x1, y0, y1, x, y,
13 done);
14     input logic clk, reset;
15     //input logic tempReset;
16     input logic [9:0] x0, x1;
17     input logic [8:0] y0, y1;
18     output logic [9:0] x;
19     output logic [8:0] y;
20     //output logic done;
21     //logic doneTemp, doneNext;
22
23     logic [9:0] dx, dxVal, xfirst, xlast;
24     logic [8:0] dy, dyVal, yfirst, ylast;
25     logic signed [11:0] error, errorVal, errorNext, errorTemp;
26     logic [9:0] xVal, xNext, xFinal;
27     logic [8:0] yVal, yNext, yStep, yFinal;
28     logic steep;
29
30     //combinational logic for setting temporary variables for outputs
31     always_comb begin
32         //calc of absolute value of delta x and delta y
33         dxVal = (x1 > x0) ? (x1 - x0) : (x0 - x1);
34         dyVal = (y1 > y0) ? (y1 - y0) : (y0 - y1);
35         //logic stating if line is steep or not
36         steep = (dyVal > dxVal);
37
38         //logic assigning xfirst, xlast, yfirst, ylast to x0,x1,y0,y1 based on conditions of
39         //steep and which value is bigger
40         xfirst = (~steep & (x0>x1)) ? x1 : (~steep & ~(x0>x1)) ? x0 : (steep & (y0>y1)) ? y1:
41         y0;
42         xlast = (~steep & (x0>x1)) ? x0: (~steep & ~(x0>x1)) ? x1: (steep & (y0>y1)) ? y0: y1;
43
44         //setting dx and dy based on steep or not
45         dx = steep ? dyVal : dxVal;
46         dy = steep ? dxVal : dyVal;
47
48         //initial error value
49         errorTemp = -(dx/2);
50
51         //logic of ystep based on if ylast is bigger than yfirst
52         yStep = (yfirst < ylast) ? 1: -1;
53
54         //Logic of for loop, incrementing x values and y values based on error
55         xNext = xVal + 1'b1;
56         errorVal = error + dy;
57         yNext = (errorVal >= 0) ? yVal + yStep: yVal;
58         errorNext = (errorVal >= 0) ? errorVal - dx: errorVal;
59
60         //output yFinal and xFinal based on steep or not
61         yFinal = steep ? xVal : yVal;
62         xFinal = steep ? yVal : xVal;
63
64         //logic for outputting done based on conditions of being at the endpoint
65         doneTemp = (xlast == xVal && ylast == yVal) ? 1 : 0;
66         //doneNext = (reset || tempReset) ? 0 : doneTemp;
67
68         //sequential logic setting next x and y values to the variables in combinational logic
69         //for changes and updates
70 end
```

```

70     always_ff @(posedge clk)
71     begin
72       if (reset) // || tempReset)
73         begin
74           //on reset, set current values to the starting point based on combinational
75           logic
76             xval <= xfirst;
77             yval <= yfirst;
78             error <= errorTemp;
79             //done <= doneNext;
80         end
81       else
82         begin
83           //stopping condition
84           if (xlast == xval && ylast == yval)
85             begin
86               xval <= xval;
87               yval <= yval;
88               error <= error;
89               //done <= doneNext;
90             end
91           else
92             //set next values to current
93             begin
94               xval <= xNext;
95               yval <= yNext;
96               error <= errorNext;
97               //done <= doneNext;
98             end
99           //setting output of x and y
100          x <= xFinal;
101          y <= yFinal;
102        end
103      endmodule
104
105 //Module testbench for line_drawer testing if outputs on x and y are correct
106 //along the posedge clk of inputs x0, y0, x1, y1 by passing a series of inputs
107 //and seeing if the output is correct
108 module line_drawer_testbench ();
109   logic clk, reset;
110   //logic tempReset;
111
112   logic [9:0] x0, x1;
113   logic [8:0] y0, y1;
114
115   logic [9:0] x;
116   logic [8:0] y;
117   //logic done;
118
119   //line_drawer device under test
120   line_drawer dut(.clk, .reset, .x0, .x1, .y0, .y1, .x, .y);
121
122 parameter clock_period = 100;
123
124 //initial
125 initial begin
126   clk <= 0;
127   forever #(clock_period /2) clk <= ~clk;
128 end
129
130 initial begin
131   x0 <= 10'd100; x1 <= 10'd240;
132   y0 <= 9'd100; y1 <= 9'd240;
133   reset <= 1;                                @(posedge clk);
134   reset <= 0;                                @(posedge clk);
135
136   repeat(50)                                  @(posedge clk);
137
138   x0 <= 10'd10; x1 <= 10'd500;
139   y0 <= 9'd10; y1 <= 9'd400;
140   reset <= 1;                                @(posedge clk);
141   reset <= 0;                                @(posedge clk);
142

```

```

143   repeat(500)                                @(posedge clk);
144
145   x0 <= 10'd10; x1 <= 10'd500;
146   y0 <= 9'd400; y1 <= 9'd10;
147   reset <= 1;                                @(posedge clk);
148   reset <= 0;                                @(posedge clk);
149
150   repeat(500)                                @(posedge clk);
151
152   $stop;
153
154 end
155
156 endmodule
157

```

2) DE1_SoC.sv (task 1)

```
1 //Khoa Tran
2 //05/07/2021
3 //Lab 3, Task 2
4 //Module DE1_SoC that instantiates line_drawer and fsm for VGA_framebuffer
5 //as line_drawer is a module that takes inputs from fsm in order to output
6 //x and y values to the VGA_framebuffer. The fsm controller outputs color
7 //as well as resetOut for line_drawer to start at initial value and VGA_framebuffer
8 //to set the color. The fsm module goes through a series of states to
9 //manipulate the line_drawer to animate a line going through the display in a circle
10 module DE1_SoC (HEX0, HEX1, HEX2, HEX3, HEX4, HEX5,
11   VGA_R, VGA_G, VGA_B, VGA_BLANK_N, VGA_CLK, VGA_HS, VGA_SYNC_N, VGA_VS);
12
13   output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
14   output logic [9:0] LEDR;
15   input logic [3:0] KEY;
16   input logic [9:0] SW;
17
18   input CLOCK_50;
19   output [7:0] VGA_R;
20   output [7:0] VGA_G;
21   output [7:0] VGA_B;
22   output VGA_BLANK_N;
23   output VGA_CLK;
24   output VGA_HS;
25   output VGA_SYNC_N;
26   output VGA_VS;
27
28   assign HEX0 = '1;
29   assign HEX1 = '1;
30   assign HEX2 = '1;
31   assign HEX3 = '1;
32   assign HEX4 = '1;
33   assign HEX5 = '1;
34   assign LEDR = SW;
35
36   logic [9:0] x0out, x1out, xout;
37   logic [9:0] y0out, y1out, yout;
38   logic frame_start;
39   logic colorOut;
40   logic [9:0] x;
41   logic [8:0] y;
42
43   // logic [31:0] div_clk;
44   //logic pixelcolor;
45   // parameter whichClock = 10;
46   // clock_divider cdv (.clock(CLOCK_50), .divided_clocks (div_clk));
47   // logic clkSelect;
48   // assign clkSelect = div_clk[whichClock];
49
50   ////////// DOUBLE_FRAME_BUFFER //////////
51   logic dfb_en;
52   assign dfb_en = 1'b0;
53   /////////////////////////////////
54
55   // logic tempResets;
56   // logic doneChecker;
57
58   // instantiation of VGA_framebuffer colorOut
59   VGA_framebuffer fb(.clk(CLOCK_50), .rst(1'b0), .x(xout), .y(yout), .pixel_color(colorOut),
60   ), .pixel_write(1'b1), .dfb_en, .frame_start, .VGA_R, .VGA_G, .VGA_B, .VGA_CLK, .VGA_HS, .
61   VGA_VS, .VGA_BLANK_N, .VGA_SYNC_N);
62
63   // instantiation of fsm for setting values of line_drawer in order to animate a line and
64   // send a color to VGA_framebuffer and coordinates for the line_drawer
65   //fsm controller (.check(doneChecker), .clear(SW[1]), .clk(clkSelect), .reset(SW[0]),
66   .x0next(x0out), .x1next(x1out), .y0next(y0out), .y1next(y1out), .color(colorOut),
67   .resetOut(tempResets));
68
69   // instantiation of line_drawer passing in x0, x1, y0, y1, and outputting a series of x
70   // and y outputs for VGA_framebuffer and done for fsm
71   line_drawer lines (.clk(CLOCK_50), .reset(SW[0]), .x0(x0out), .x1(x1out), .y0(y0out), .y1
72   (y1out), .x(xout), .y(yout)); //tempReset(tempResets), .x0(x0out), .x1(x1out), .y0(y0out),
73   .y1(y1out), .x, .y, .done(doneChecker));
74
75   //uncomment below for task 1
```

Date: May 07, 2021

DE1_SoC.sv

Project: DE1_SoC

```
69      // draw an arbitrary line
70      assign x0out = 10'd100;
71      assign y0out = 9'd100;
72      assign x1out = 10'd240;
73      assign y1out = 9'd240;
74
75      //initial colorOut = 1'b0;
76      always_ff @(posedge CLOCK_50)
77      begin
78          if (SW[0]) colorOut <= 1'b1;
79          else colorOut <= 1'b0;
80      end
81
82 endmodule
83
84 //Module test the output of the DE1_SoC module by running a sequence of inputs
85 //on the switches that controls the reset of fsm and line_drawer and seeing if
86 //the x and y output is correct along the posedge CLOCK_50 based on different states
87 //that the fsm outputs.
88 module DE1_SoC_testbench();
89     logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
90     logic [9:0] LEDR;
91     logic [3:0] KEY;
92     logic [9:0] SW;
93
94     logic CLOCK_50;
95     logic [7:0] VGA_R;
96     logic [7:0] VGA_G;
97     logic [7:0] VGA_B;
98     logic VGA_BLANK_N;
99     logic VGA_CLK;
100    logic VGA_HS;
101    logic VGA_SYNC_N;
102    logic VGA_VS;
103
104    //device under test of DE1_SoC
105    DE1_SoC dut (.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .LEDR, .SW, .CLOCK_50,
106    .VGA_R, .VGA_G, .VGA_B, .VGA_BLANK_N, .VGA_CLK, .VGA_HS, .VGA_SYNC_N, .VGA_VS);
107
108    parameter clock_period = 100;
109
110    initial begin
111        CLOCK_50 <= 0;
112        forever #(clock_period /2) CLOCK_50 <= ~CLOCK_50;
113    end
114
115    //initial
116    initial begin
117        SW[0] <= 1; @(posedge CLOCK_50);
118        SW[0] <= 0; @(posedge CLOCK_50);
119        repeat(1000) @(posedge CLOCK_50);
120
121        $stop;
122    end
123
124 endmodule
125
```

3) Fsm.sv (task 2)

```
1 //Khoa Tran
2 //05/07/2021
3 //Lab 3, Task 2
4 //This module implements a fsm that manages outputs for the line_drawer as well as color
5 //for the VGA_FRAMEBUFFER in order to animate a line going in a circle around the VGA
6 //display. This controller moves through a series of states setting outputs of color and
7 //coordinates in order to display a line, clear it, and move the line and continue the
8 //process.
9 //On posedge clk, next state is loaded into present state and output values as well.
10 //This also output a resetOut that is a temporary reset for the line_drawer to start off on
11 //the
12 //given coordinates
13 module fsm (check, clear, clk, reset, x0next, x1next, y0next, y1next, color, resetOut);
14     input logic check;
15     input logic clk, reset;
16     output logic [9:0] x0next, x1next;
17     output logic [9:0] y0next, y1next;
18     output logic color;
19     output logic resetOut;
20     input logic clear;
21
22     logic [9:0] Ix0, Ix1, x0Temp, x1Temp;
23     logic [9:0] Iy0, Iy1, y0Temp, y1Temp;
24
25     //states of S0, S1, S2, S3, and S4
26     enum {S0, S1, S2, S3, S4} ps, ns;
27
28     //assigning output of x0, y0, x1, y1 next values
29
30     //counter logic
31     logic [15:0] counter, counterVal, speed_counter;
32
33     //combinational logic for going through states
34     always_comb begin
35         x0Temp = Ix0;
36         x1Temp = Ix1;
37         y0Temp = Iy0;
38         y1Temp = Iy1;
39         case (ps)
40             S0:
41                 begin
42                     //initial state, setting initial values
43                     x0Temp = 10'd10;
44                     x1Temp = 10'd500;
45                     y0Temp = 10'd10;
46                     y1Temp = 10'd400;
47                     color = 1;
48                     //conditions for moving onto the next state based on
49                     //if the line is done and counter, holding the state
50                     if (check && speed_counter >= 2000)
51                         ns = S1;
52                     else if (clear)
53                         ns = S4;
54                     else
55                         ns = S0;
56                 end
57             S1:
58                 begin
59                     //second state, clearing the previous line
60                     x0Temp = Ix0;
61                     x1Temp = Ix1;
62                     y0Temp = Iy0;
63                     y1Temp = Iy1;
64                     color = 0;
65                     //conditions for moving onto the next state based on
66                     //if the line is done and counter, holding the state
67                     if (check && speed_counter >= 2000)
68                         ns = S2;
69                     else if (clear)
70                         ns = S4;
71                     else
72                         ns = S1;
73                 end
74             S2:
75                 begin
```

Date: May 07, 2021

fsm.sv

Project: DE1_Soc

```
75      //conditions for incrementing x0Temp, x1Temp, y0Temp, y1Temp
76      //based on current value and outputting color based on condition
77      if (Ix0 < 409 && Iy1 > 11 && Ix0 == 10 && Ix1 == 510) begin
78          x0Temp = Ix0;
79          x1Temp = Ix1;
80          y0Temp = Iy0 + 50;
81          y1Temp = Iy1 - 50;
82          color = 1;
83      end
84      else if (Ix0 < 509 && Ix1 > 11 && Iy0 > 409 && Iy1 < 11) begin //(x0Temp <
509 && x1Temp > 11 && y0Temp > 409 && y1Temp < 11)
85          x0Temp = Ix0 + 50;
86          x1Temp = Ix1 - 50;
87          y0Temp = Iy0;
88          y1Temp = Iy1;
89          color = 1;
90      end
91      else begin
92          x0Temp = Ix0;
93          x1Temp = Ix1;
94          y0Temp = Iy0;
95          y1Temp = Iy1;
96          color = 0;
97      end
98      //conditions for moving onto the next state based on
99      //if the line is done and counter, holding the state
100     if (check && speed_counter >= 2000)
101         ns = S3;
102     else if (clear)
103         ns = S4;
104     else
105         ns = S2;
106    end
107   S3:
108   begin
109     //clearing previous line
110     x0Temp = Ix0;
111     x1Temp = Ix1;
112     y0Temp = Iy0;
113     y1Temp = Iy1;
114     color = 0;
115     //conditions for moving onto the next state based on
116     //if the line is done and counter, holding the state
117     if (check && speed_counter >= 2000)
118         ns = S2;
119     else
120         ns = S3;
121    end
122   S4:
123   begin
124     //state of clearing the board
125     x0Temp = Ix0;
126     x1Temp = Ix1;
127     y0Temp = Iy0;
128     y1Temp = Iy1;
129     color = 0;
130     //conditions for moving onto the next state based on
131     //if the line is done and counter, holding the state
132     if (clear)
133         ns = S4;
134     else
135         ns = S0;
136    end
137  endcase
138  x0next = Ix0;
139  x1next = Ix1;
140  y0next = Iy0;
141  y1next = Iy1;
142  //outputs of resetOut for line_drawer reset
143  resetOut = (counter == 0) ? 1: 0;
144  //counter value based on if present state is equal to next state
145  counterVal = (ns == ps) ? counter + 1: 0;
146
147
148
149 //sequential logic for incrementing speed_counter
```

```

File: fsm.sv                                         Revision: DE1_SoC
Date: May 07, 2021                                     fsm.sv
Project: DE1_SoC

150      always_ff @(posedge clk) begin
151          if (reset || resetOut) speed_counter <= 0;
152          else speed_counter <= speed_counter + 1;
153      end
154
155      //sequential logic for setting present state based on reset or other
156      always_ff @(posedge clk) begin
157          if (reset) begin
158              ps <= S0;
159              counter <= 0;
160          end
161          else begin
162              begin
163                  ps <= ns;
164                  Ix0 <= x0Temp;
165                  Ix1 <= x1Temp;
166                  Iy0 <= y0Temp;
167                  Iy1 <= y1Temp;
168                  counter <= counterVal;
169              end
170          end
171      endmodule
172
173      //module testing the outputs of fsm and state transition by setting
174      //a series of inputs on reset and check, seeing if color, x0next, x1next,
175      //y0next, y1next, and resetOut is correct
176      module fsm_testbench();
177          logic clk, reset;
178          logic check;
179          logic [9:0] x0next, x1next;
180          logic [9:0] y0next, y1next;
181          logic color;
182          logic resetOut;
183
184          //device under test
185          fsm dut(.check, .clk, .reset, .x0next, .x1next, .y0next, .y1next, .color, .resetOut);
186
187          parameter clock_period = 100;
188
189          initial begin
190              clk <= 0;
191              forever #(clock_period /2) clk <= ~clk;
192          end
193
194          //initial
195          initial begin
196              reset = 1; @(posedge clk);
197              reset = 0; check = 0; @(posedge clk);
198
199              repeat(10)      @(posedge clk);
200
201              check = 1; @(posedge clk);
202              check = 0; @(posedge clk);
203              check = 1; @(posedge clk);
204
205              repeat(2000)   @(posedge clk);
206
207
208              $stop;
209          end
210
211      endmodule
212

```

4) DE1_SoC.sv (task 2)

Date: May 07, 2021

DE1_SOC.SV

Project: DE1_SOC

```

1  //Khoa Tran
2  //05/07/2021
3  //Lab 3, Task 2
4  //Module DE1_SOC that instantiates line_drawer and fsm for VGA_framebuffer
5  //as line_drawer is a module that takes inputs from fsm in order to output
6  //x and y values to the VGA_framebuffer. The fsm controller outputs color
7  //as well as resetOut for line drawer to start at initial value and VGA_framebuffer
8  //to set the color. The fsm module goes through a series of states to
9  //manipulate the line_drawer to animate a line going through the display in a circle
10 module DE1_SOC (HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW, CLOCK_50,
11   VGA_R, VGA_G, VGA_B, VGA_BLANK_N, VGA_CLK, VGA_HS, VGA_SYNC_N, VGA_VS);
12
13   output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
14   output logic [9:0] LEDR;
15   input logic [3:0] KEY;
16   input logic [9:0] SW;
17
18   input CLOCK_50;
19   output [7:0] VGA_R;
20   output [7:0] VGA_G;
21   output [7:0] VGA_B;
22   output VGA_BLANK_N;
23   output VGA_CLK;
24   output VGA_HS;
25   output VGA_SYNC_N;
26   output VGA_VS;
27
28   assign HEX0 = '1;
29   assign HEX1 = '1;
30   assign HEX2 = '1;
31   assign HEX3 = '1;
32   assign HEX4 = '1;
33   assign HEX5 = '1;
34   assign LEDR = SW;
35
36   logic [9:0] x0out, x1out, xout;
37   logic [9:0] y0out, y1out, yout;
38   logic frame_start;
39   logic colorOut;
40   logic [9:0] x;
41   logic [8:0] y;
42
43   logic [31:0] div_clk;
44   logic pixelcolor;
45   parameter whichClock = 10;
46   clock_divider cdiv (.clock(CLOCK_50), .divided_clocks (div_clk));
47   logic clkSelect;
48   assign clkSelect = div_clk[whichClock];
49
50   ////////// DOUBLE_FRAME_BUFFER //////////
51   logic dfb_en;
52   assign dfb_en = 1'b0;
53   /////////////////////////////////
54
55   logic tempResets;
56   logic doneChecker;
57
58   //instantiation of VGA_framebuffer colorOut
59   VGA_framebuffer fb(.clk(CLOCK_50), .rst(1'b0), .x(xOut), .y(yOut), .pixel_color(colorOut),
60   , .pixel_write(1'b1), .dfb_en, .frame_start, .VGA_R, .VGA_G, .VGA_B, .VGA_CLK, .VGA_HS,
61   , .VGA_VS, .VGA_BLANK_N, .VGA_SYNC_N);
62
63   //instantiation of fsm for setting values of line_drawer in order to animate a line and
64   //send a color to VGA_framebuffer and coordinates for the line_drawer
65   fsm_controller (.check(doneChecker), .clear(SW[1]), .clk(clkSelect), .reset(SW[0]),
66   , x0next(x0out), .x1next(x1out), .y0next(y0out), .y1next(y1out), .color(colorOut), .resetOut(
67   tempResets));
68
69   // instantiation of line_drawer passing in x0, x1, y0, y1, and outputting a series of x
70   //and y outputs for VGA_framebuffer and done for fsm
71   line_drawer lines (.clk(CLOCK_50), .reset(SW[0]), .tempReset(tempResets), .x0(x0out), .x1
72   (x1out), .y0(y0out), .y1(y1out), .x, .y, .done(doneChecker));
73
74

```

```

80 //    end
81 endmodule
82
83 //Module test the output of the DE1_SoC module by running a sequence of inputs
84 //on the switches that controls the reset of fsm and line_drawer and seeing if
85 //the x and y output is correct along the posedge CLOCK_50 based on different states
86 //that the fsm outputs.
87 module DE1_SoC_tb();
88     logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
89     logic [9:0] LEDR;
90     logic [3:0] KEY;
91     logic [9:0] SW;
92
93     logic CLOCK_50;
94     logic [7:0] VGA_R;
95     logic [7:0] VGA_G;
96     logic [7:0] VGA_B;
97     logic VGA_BLANK_N;
98     logic VGA_CLK;
99     logic VGA_HS;
100    logic VGA_SYNC_N;
101    logic VGA_VS;
102
103    //device under test of DE1_SoC
104    DE1_SoC dut (.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .LEDR, .SW, .CLOCK_50,
105        .VGA_R, .VGA_G, .VGA_B, .VGA_BLANK_N, .VGA_CLK, .VGA_HS, .VGA_SYNC_N, .VGA_VS);
106
107
108    parameter clock_period = 100;
109
110    initial begin
111        CLOCK_50 <= 0;
112        forever #(clock_period /2) CLOCK_50 <= ~CLOCK_50;
113    end
114
115    //initial
116    initial begin
117        SW[0] <= 1; @(posedge CLOCK_50);
118        SW[0] <= 0; @(posedge CLOCK_50);
119        repeat(1000) @(posedge CLOCK_50);
120
121        $stop;
122    end
123
124
125
126 endmodule
127
128 //clock_divider module has inputs of the clock, reset, and the
129 //32 bit divided_clock which allows to sequence through and
130 //output whenever the positive edge has been reached on the clock
131 // divided_clocks[0] = 25MHz, [1] = 12.5Mhz, ... [23] = 3Hz, [24] = 1.5Hz, [25] = 0.75Hz, ...
132 module clock_divider (clock, divided_clocks );
133     input logic clock;
134     output logic [31:0] divided_clocks = 0;
135
136     always_ff @(posedge clock) begin
137         divided_clocks <= divided_clocks + 1;
138     end
139 endmodule
140

```

5) Line_drawer.sv (task 2)

```
1 //Khoa Tran
2 //05/07/2021
3 //Lab 3, Task 1
4 //This module implements a controller for the VGA_framebuffer that draws a line from inputs
5 //of x0, y0, x1, y1 as two coordinates and outputs a series of x and y addresses of the
6 //VGA_framebuffer
7 //and output of done indicating the line is done printing. Taking inputs of clk and reset
8 //for
9 //making sure that values are given to the output at the posedge clk as well as having a
10 //functionality
11 //to reset or tempReset input from the fsm as an indication that the line has been cleared.
12 module line_drawer(clk, reset, tempReset, x0, x1, y0, y1, x, y, done);
13     input logic clk, reset;
14     input logic tempReset;
15
16     input logic [9:0] x0, x1;
17     input logic [8:0] y0, y1;
18
19     output logic [9:0] x;
20     output logic [8:0] y;
21     output logic done;
22     logic doneTemp, doneNext;
23
24     logic [9:0] dx, dxVal, xfirst, xlast;
25     logic [8:0] dy, dyVal, yfirst, ylast;
26     logic signed [11:0] error, errorVal, errorNext, errorTemp;
27     logic [9:0] xVal, xNext, xFinal;
28     logic [8:0] yVal, yNext, ystep, yFinal;
29     logic steep;
30
31     //combinational logic for setting temporary variables for outputs
32     always_comb begin
33         //calc of absolute value of delta x and delta y
34         dxVal = (x1 > x0) ? (x1 - x0) : (x0 - x1);
35         dyVal = (y1 > y0) ? (y1 - y0) : (y0 - y1);
36         //logic stating if line is steep or not
37         steep = (dyVal > dxVal);
38
39         //logic assigning xfirst, xlast, yfirst, ylast to x0,x1,y0,y1 based on conditions of
40         //steep and which value is bigger
41         xfirst = (~steep & (x0>x1)) ? x1 : (~steep & ~ (x0>x1)) ? x0 : (steep & (y0>y1)) ? y1:
42         y0;
43         xlast = (~steep & (x0>x1)) ? x0: (~steep & ~ (x0>x1)) ? x1: (steep & (y0>y1)) ? y0: y1;
44         yfirst = (~steep & (x0>x1)) ? y1: (~steep & ~ (x0>x1)) ? y0: (steep & (y0>y1)) ? x1: x0;
45         ylast = (~steep & (x0>x1)) ? y0: (~steep & ~ (x0>x1)) ? y1: (steep & (y0>y1)) ? x0: x1;
46
47         //setting dx and dy based on steep or not
48         dx = steep ? dyVal : dxVal;
49         dy = steep ? dxVal : dyVal;
50
51         //initial error value
52         errorTemp = -(dx/2);
53
54         //logic of ystep based on if ylast is bigger than yfirst
55         ystep = (yfirst < ylast) ? 1: -1;
56
57         //logic of for loop, incrementing x values and y values based on error
58         xNext = xVal + 1'b1;
59         errorVal = error + dy;
60         yNext = (errorVal >= 0) ? yVal + ystep: yVal;
61         errorNext = (errorVal >= 0) ? errorVal - dx: errorVal;
62
63         //output yFinal and xFinal based on steep or not
64         yFinal = steep ? xVal : yVal;
65         xFinal = steep ? yVal : xVal;
66
67         //logic for outputting done based on conditions of being at the endpoint
68         doneTemp = (xlast == xVal && ylast == yVal) ? 1 : 0;
69         doneNext = (reset || tempReset) ? 0 : doneTemp;
70
71     end
72
73     //sequential logic setting next x and y values to the variables in combinational logic
74     //for changes and updates
75     always_ff @(posedge clk)
```

Date: May 07, 2021

line_drawer.sv

Project: DE1_SoC

```

71      begin
72        if (reset || tempReset)
73          begin
74            //on reset, set current values to the starting point based on combinational
75            logic
76              xval <= xfirst;
77              yval <= yfirst;
78              error <= errorTemp;
79              done <= doneNext;
80          end
81      else
82        begin
83          //stopping condition
84          if (xlast == xval && ylast == yval)
85          begin
86              xval <= xval;
87              yval <= yVal;
88              error <= error;
89              done <= doneNext;
90          end
91        else
92          //set next values to current
93          begin
94              xval <= xNext;
95              yval <= yNext;
96              error <= errorNext;
97              done <= doneNext;
98          end
99      end
100     //setting output of x and y
101     x <= xFinal;
102     y <= yFinal;
103   end
104 endmodule
105
106 //Module testbench for line_drawer testing if outputs on x and y are correct
107 //along the posedge clk of inputs x0, y0, x1, y1 by passing a series of inputs
108 //and seeing if the output is correct
109 module line_drawer_testbench ();
110   logic clk, reset;
111   logic tempReset;
112
113   logic [9:0] x0, x1;
114   logic [8:0] y0, y1;
115
116   logic [9:0] x;
117   logic [8:0] y;
118   logic done;
119
120   //line_drawer device under test
121   line_drawer dut(.clk, .reset, .tempReset, .x0, .x1, .y0, .y1, .x, .y, .done);
122
123   parameter clock_period = 100;
124
125   //initial
126   initial begin
127     clk <= 0;
128     forever #(clock_period / 2) clk <= ~clk;
129   end
130
131   initial begin
132     x0 <= 10'd100; x1 <= 10'd240;
133     y0 <= 9'd100; y1 <= 9'd240;
134     reset <= 1;                                @(posedge clk);
135     reset <= 0;                                @(posedge clk);
136
137     repeat(50)                                @(posedge clk);
138
139     x0 <= 10'd10; x1 <= 10'd500;
140     y0 <= 9'd400; y1 <= 9'd10;
141     reset <= 1;                                @(posedge clk);
142     reset <= 0;                                @(posedge clk);
143

```

Date: May 07, 2021

line_drawer.sv

Project: DE1_SoC

```

144   repeat(500)                                @(posedge clk);
145
146   x0 <= 10'd10; x1 <= 10'd500;
147   y0 <= 9'd400; y1 <= 9'd10;
148   reset <= 1;                                @(posedge clk);
149   reset <= 0;                                @(posedge clk);
150
151   repeat(500)                                @(posedge clk);
152
153   $stop;
154 end
155
156 endmodule
157
158

```