Computer Architecture

Lecture 2&3: Instructions – Language of Computer




Nguyen Minh Son, Ph.D





Stored Program Computers

The BIG Picture



for editor program


Memory

- Instructions represented in binary, just like data
- Instructions and data stored in memory
- Programs can operate on programs
 - e.g., compilers, linkers, ...
- Binary compatibility allows compiled programs to work on different computers
 - Standardized ISAs



Memory Layout


- Text: program code
- Static data: global variables
 - e.g., static variables in C, constant arrays and strings
 - \$gp initialized to address allowing ±offsets into this segment
- Dynamic data: heap
 - E.g., malloc in C, new in Java
- Stack: automatic storage





Memory Mapping

- Words are aligned in memory
 - Address must be a multiple of 4
- MIPS is Big Endian
 - Most-significant byte at least address of a word
 - c.f. Little Endian: least-significant byte at least address






Execution assembly instructions

- Program counter holds the instruction address
- CPU fetches instruction from memory and puts it onto the instruction register
- Control logic decodes the instruction and tells the register file, ALU and other registers what to do
- An ALU operation (e.g. add) data flows from register file, through ALU and back to register file


The 8-bit Processor






ALU Execution Example

The 32-bit MIPS Processor






ALU Execution Example






Memory Accessing

- ALU generates address
- Address goes to Memory address register
- When memory is accessed, results are returned to Memory data register
- Notice that data and instruction addresses can be the same both just address memory












- C code:
 - g = h + A[8];
 - g in \$s1, h in \$s2, base address of A in \$s3
- Compiled MIPS code:
 - Index 8 requires offset of 32
 - 4 bytes per word







- Storing data to memory works essentially the same way
 - **sw** R6 , 0(R5)
 - R6 = 200; let's assume R5 =0x18
 - mem[0x18] <-- 200</p>





The MIPS Instruction Set

- Used as the example throughout the book
- Stanford MIPS commercialized by MIPS Technologies (<u>www.mips.com</u>)
- Large share of embedded core market
 - Applications in consumer electronics, network/storage equipment, cameras, printers, ...



MIPS Register Convention

```
zero constant 0
   at reserved for assembler
1
   v0 expression evaluation &
   v1 function results
   a0 arguments
   a1
   a2
   a3
8
       temporary: caller saves
   t0
       (callee can clobber)
```

```
16 s0 callee saves
. . . (callee must save)
23 s7
24 t8
       temporary (cont'd)
25 t9
26 k0 reserved for OS kernel
27 k1
28 gp Pointer to global area
29 sp Stack pointer
30 fp frame pointer
31 ra Return Address (HW)
```



Register Operands

- Arithmetic instructions use register operands
- MIPS has a 32 x 32-bit register file
 - Use for frequently accessed data
 - Numbered 0 to 31
 - 32-bit data called a "word"
- Assembler names
 - \$t0, \$t1, ..., \$t9 for temporary values
 - \$s0, \$s1, ..., \$s7 for saved variables
- ☐ Design Principle 1: Smaller is faster
 - c.f. main memory: millions of locations



Arithmetic Operations

- Add and subtract, three operands
 - Two sources and one destination add a, b, c # a gets b + c
- All arithmetic operations have this form
- Design Principle 2: Simplicity favours regularity
 - Regularity makes implementation simpler
 - Simplicity enables higher performance at lower cost



Arithmetic Example

C code:

$$f = (g + h) - (i + j);$$

□ Compiled MIPS code:

```
add t0, g, h # temp t0 = g + h add t1, i, j # temp t1 = i + j sub f, t0, t1 # f = t0 - t1
```



Register Operand Example

C code:

```
f = (g + h) - (i + j);

f, ..., j in $s0, ..., $s4
```

Compiled MIPS code:

```
add $t0, $s1, $s2
add $t1, $s3, $s4
sub $s0. $t0. $t1
```



C code:

```
A[12] = h + A[8];
```

- h in \$s2, base address of A in \$s3
- Compiled MIPS code:
 - Index 8 requires offset of 32

```
lw $t0, 32($s3)  # load word
add $t0, $s2, $t0
sw $t0, 48($s3)  # store word
```



Registers vs. Memory

- Registers are faster to access than memory
- Operating on memory data requires loads and stores
 - More instructions to be executed
- Compiler must use registers for variables as much as possible
 - Only spill to memory for less frequently used variables
 - Register optimization is important!



Immediate Operands

- Constant data specified in an instruction addi \$s3, \$s3, 4
- No subtract immediate instruction
 - Just use a negative constant addi \$s2, \$s1, -1
- Design Principle 3: Make the common case fast
 - Small constants are common
 - Immediate operand avoids a load instruction



The Constant Zero

- MIPS register 0 (\$zero) is the constant 0
 - Cannot be overwritten
- Useful for common operations
 - E.g., move between registers add \$t2, \$s1, \$zero

UIT-HCM

MIPS Instructions

- Three instruction encoding formats:
 - R-type (6-bit opcode, 5-bit rs, 5-bit rt, 5-bit rd, 5-bit shamt, 6-bit function code)

31-26	25-21	20-16	15-11	10-6	5-0
opcode	rs	rt	rd	shamt	function

I-type (6-bit opcode, 5-bit rs, 5-bit rt, 16-bit immediate)

31-26	25-21	20-16	15-0
opcode	rs	rt	imm

■ J-type (6-bit opcode, 26-bit pseudo-direct address)

31-26	25-0
opcode	pseudodirect jump address



MIPS R-format Instructions

op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

Instruction fields

- op: operation code (opcode)
- rs: first source register number
- rt: second source register number
- rd: destination register number
- shamt: shift amount (00000 for now)
- funct: function code (extends opcode)



Review: Hexadecimal Representation

- Base 16
 - Compact representation of bit strings
 - 4 bits per hex digit

0	0000	4	0100	8	1000	С	1100
1	0001	5	0101	9	1001	d	1101
2	0010	6	0110	а	1010	е	1110
3	0011	7	0111	b	1011	f	1111

- Example: eca8 6420
 - 1110 1100 1010 1000 0110 0100 0010
 0000



R-format Example

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits


add \$t0, \$s1, \$s2

special	\$s1	\$s2	\$t0	0	add
0	17	18	8	0	32
000000	10001	10010	01000	00000	100000

 $000001000110010010000000100000_2 = 02324020_{16}$




MIPS Encoding: R-format





MIPS Encoding: R-format






MIPS I-format Instructions

op	rs	rt	constant or address
 6 bits	5 bits	5 bits	16 bits

- Immediate arithmetic and load/store instructions
 - rt: destination or source register number
 - Constant: -2¹⁵ to +2¹⁵ 1
 - Address: offset added to base address in rs
- Design Principle 4: Good design demands good compromises
 - Different formats complicate decoding, but allow 32bit instructions uniformly
 - Keep formats as similar as possible




MIPS Encoding: I-format






MIPS Encoding: I-format






MIPS Encoding: J-format



•jal will jump and push return address in \$ra (\$31)

•Use "jr \$31" to return



opcode Target Address

 $0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 0 \$

Encoding = 0x0C10000C



Logical Operations

Instructions for bitwise manipulation

Operation	С	Java	MIPS
Shift left	<<	<<	sll
Shift right	>>	>>>	srl
Bitwise AND	&	&	and, andi
Bitwise OR			or, ori
Bitwise NOR	~	~	nor

 Useful for extracting and inserting groups of bits in a word



Shift Operations



- shamt: how many positions to shift
- Shift left logical
 - Shift left and fill with 0 bits
 - s11 by i bits multiplies by 2i
- Shift right logical
 - Shift right and fill with 0 bits
 - = srl by *i* bits divides by 2^i (unsigned only)



AND Operations

- Useful to mask bits in a word
 - Select some bits, clear others to 0

and \$t0, \$t1, \$t2

```
$t2 0000 0000 0000 0000 1101 1100 0000
$t1 0000 0000 0000 0000 0011 1100 0000 0000
$t0 0000 0000 0000 0000 1100 0000 0000
```



OR Operations

- Useful to include bits in a word
 - Set some bits to 1, leave others unchanged

```
$t2 0000 0000 0000 0000 1101 1100 0000
$t1 0000 0000 0000 0000 0011 1100 0000 0000
$t0 0000 0000 0000 0011 1101 1100 0000
```



NOT Operations

- Useful to invert bits in a word
 - Change 0 to 1, and 1 to 0
- MIPS has NOR 3-operand instruction
 - a NOR b == NOT (a OR b)

```
nor $t0, $t1, $zero,
```

Register 0: always read as zero

```
$t1 0000 0000 0000 0000 0011 1100 0000 0000
```



Conditional Operations


- Branch to a labeled instruction if a condition is true
 - Otherwise, continue sequentially
- \square beq rs, rt, L1
 - if (rs == rt) branch to instruction labeled L1;
- \square bne rs, rt, L1
 - if (rs != rt) branch to instruction labeled L1;
- 🔲 j L1
 - unconditional jump to instruction labeled L1



Compiling If Statements

C code:

- f, g, ... in \$s0, \$s1, ...
- Compiled MIPS code:



```
bne $s3, $s4, Else
add $s0, $s1, $s2
j Exit
Else: sub $s0, $s1, $s2
```

Exit:

Assembler calculates addresses



Compiling Loop Statements

C code:

```
while (save[i] == k) i += 1;
```

- i in \$s3, k in \$s5, address of save in \$s6
- Compiled MIPS code:



More Conditional Operations

- Set result to 1 if a condition is true
 - Otherwise, set to 0
- □ slt rd, rs, rt
 - \blacksquare if (rs < rt) rd = 1; else rd = 0;
- □ slti rt, rs, constant
 - if (rs < constant) rt = 1; else rt = 0;</pre>
- Use in combination with beq, bne

```
slt $t0, $s1, $s2 # if ($s1 < $s2)
bne $t0, $zero, L # branch to L</pre>
```



Branch Instruction Design

- □ Why not blt, bge, etc?
- Hardware for <, ≥, ... slower than =, ≠</p>
 - Combining with branch involves more work per instruction, requiring a slower clock
 - All instructions penalized!
- beq and bne are the common case
- ☐ This is a good design compromise



Signed vs. Unsigned

- Signed comparison: s1t, s1ti
- Unsigned comparison: sltu, sltui
- Example

 - \$s1 = 0000 0000 0000 0000 0000 0000 0001
 - slt \$t0, \$s0, \$s1 # signed
 - \Box -1 < +1 \Rightarrow \$t0 = 1
 - sltu \$t0, \$s0, \$s1 # unsigned
 - \Box +4,294,967,295 > +1 \Rightarrow \$t0 = 0



Procedure Calling


Steps required

- Place parameters in registers
- 2. Transfer control to procedure
- 3. Acquire storage for procedure
- 4. Perform procedure's operations
- 5. Place result in register for caller
- Return to place of call

```
Main()
{int a,b;
                      FuncA()
a=1;
Before call
                      a = 10;
 Call FuncA(a)
End call
b = a+1;
}//end main
FuncA(int a)
a = 10;
```



Local Data on the Stack



- Local data allocated by callee
 - e.g., C automatic variables
- Procedure frame (activation record)
 - Used by some compilers to manage stack storage



Review: Register Usage

- □ \$a0 \$a3: arguments (reg's 4 7)
- \$v0, \$v1: result values (reg's 2 and 3)
- □ \$t0 \$t9: temporaries
 - Can be overwritten by callee
- □ \$s0 \$s7: saved
 - Must be saved/restored by callee
- \$\square\$ \$\square\$ global pointer for static data (reg 28)
- \$sp: stack pointer (reg 29)
- \$fp: frame pointer (reg 30)
- \$\square\$ \\$\square\$ return address (reg 31)



Procedure Call Instructions

- Procedure call: jump and link
 - jal ProcedureLabel
 - Address of following instruction put in \$ra
 - Jumps to target address
- Procedure return: jump register
 - jr \$ra
 - Copies \$ra to program counter
 - Can also be used for computed jumps
 - e.g., for case/switch statements



Leaf Procedure Example

C code: int leaf_example (int g, h, i, j) { int f; f = (g + h) - (i + j);return f; Arguments g, ..., j in \$a0, ..., \$a3 f in \$s0 (hence, need to save \$s0 on stack) Result in \$v0



MIPS code

```
leaf_example:
 addi $sp, $sp, -4 #
 sw \$s0, 0(\$sp) # Save \$s0 on stack
 add $t0, $a0, $a1 #
 add $t1, $a2, $a3 # Procedure body
 sub $s0, $t0, $t1 #
 add $v0, $s0, $zero# Results
 1w $s0, 0(\$sp)
                     #
 addi $sp, $sp, 4 # Restore $s0
 jr
     $ra
                     # Return
```



Non-Leaf Procedures

- Procedures that call other procedures
- For nested call, caller needs to save on the stack:
 - Its return address
 - Any arguments and temporaries needed after the call
- Restore from the stack after the call



Non-Leaf Procedure Example

```
C code:
  int fact (int n)
  {
    if (n < 1) return f;
    else return n * fact(n - 1);
  }
    Argument n in $a0
    Result in $v0</pre>
```

Non-Leaf Procedure Example

```
int fact (int n)
{
  if (n < 1) return f;
  else return n * fact(n - 1);</pre>
```

MIPS code:

Argument n in \$a0 Result in \$v0

```
fact:
                          # adjust stack for 2 items
         $sp, $sp, -8
    addi
                          # save return address
         $ra, 4($sp)
    SW
    sw $a0, 0($sp)
                           # save argument
                           # test for n < 1
    slti $t0, $a0, 1
    beq $t0, $zero, L1
                          # if so, result is 1
    addi $v0, $zero, 1
    addi $sp, $sp, 8
                               pop 2 items from stack
    jr
                               and return
         $ra
L1: addi $a0, $a0, -1
                           # else decrement n
         fact
                           # recursive call
    jal
         $a0, 0($sp)
                           # restore original n
    1w
         $ra, 4($sp)
                               and return address
    ٦w
    addi $sp, $sp, 8
                             pop 2 items from stack
         $v0, $a0, $v0
                           # multiply to get result
    mu l
         $ra
                          # and return
    ir
```



Byte/Halfword Operations

- Could use bitwise operations
- MIPS byte/halfword load/store
 - String processing is a common case

```
lb rt, offset(rs) lh rt, offset(rs)
```

Sign extend to 32 bits in rt

```
lbu rt, offset(rs) lhu rt,
  offset(rs)
```

Zero extend to 32 bits in rt

```
sb rt, offset(rs) sh rt, offset(rs)
```

Store just rightmost byte/halfword



String Copy Example

- C code :
 - Null-terminated string

```
void strcpy (char x[], char y[])
{ int i;
    i = 0;
    while ((x[i]=y[i])!='\0')
        i += 1;
}
```

- Addresses of x, y in \$a0, \$a1
- i in \$s0



String Copy Example

MIPS code:

```
strcpy:
   addi $sp, $sp, -4
                           # adjust stack for 1 item
         $s0, 0($sp)
                           # save $s0
    SW
    add $s0, $zero, $zero # i = 0
L1: add $t1, $s0, $a1
                           # addr of y[i] in $t1
    1bu $t2, 0($t1)
                           # $t2 = y[i]
                           # addr of x[i] in $t3
    add $t3, $s0, $a0
    sb $t2, 0($t3)
                           \# x[i] = y[i]
                           # exit loop if y[i] == 0
    beq $t2, $zero, L2
    addi $s0, $s0, 1
         L1
                           # next iteration of loop
        $s0, 0($sp)
L2: 1w
                           # restore saved $s0
    addi $sp, $sp, 4
                             pop 1 item from stack
         $ra
                           # and return
    jr
```



32-bit Constants

- Most constants are small
 - 16-bit immediate is sufficient
- For the occasional 32-bit constant
 - lui rt, constant
 - Copies 16-bit constant to left 16 bits of rt
 - Clears right 16 bits of rt to 0



Branch Addressing

- Branch instructions specify
 - Opcode, two registers, target address
- Most branch targets are near branch
 - Forward or backward



- PC-relative addressing
 - Target address = PC + offset x 4
 - PC already incremented by 4 by this time



Jump Addressing

- Jump (j and jal) targets could be anywhere in text segment
 - Encode full address in instruction

ор	address
6 bits	26 bits

- (Pseudo)Direct jump addressing
 - Target address = $PC_{31...28}$: (address × 4)



Target Addressing Example

- Loop code from earlier example
 - Assume Loop at location 80000

Loop:	s11	\$t1,	\$s3,	2	80000	0	0	19	9	4	0
	add	\$t1,	\$t1,	\$ s6	80004	0	9	22	9	0	32
	٦w	\$t0,	0(\$t	1)	80008	35	9	8		0	
	bne	\$t0,	\$s5,	Exit	80012	5	8	21	****	2	
	addi	\$s3,	\$s3,	1	80016	8	19	19	N N N N N N N N N N N N N N N N N N N	1	
	j	Loop			80020	2	20000				
Exit:					80024						




Branching Far Away

- If branch target is too far to encode with 16-bit offset, assembler rewrites the code
- Example



Addressing Mode Summary





C Sort Example

- Illustrates use of assembly instructions for a C bubble sort function
- Swap procedure (leaf)
 void swap(int v[], int k)
 {
 int temp;
 temp = v[k];
 v[k] = v[k+1];
 v[k+1] = temp;
 }
 - v in \$a0, k in \$a1, temp in \$t0



The Procedure Swap



The Sort Procedure in C

```
Non-leaf (calls swap)
     void sort (int v[], int n)
       int i, j;
       for (i = 0; i < n; i += 1) {
         for (j = i - 1;
               j >= 0 \& v[j] > v[j + 1];
               i -= 1) {
            swap(v,j);
     v in $a0, k in $a1, i in $s0, j in $s1
```



The Procedure Body

	move	\$s2,	\$a0	# save \$a0 into \$s2	Move
	move	\$s3,	\$a1	# save \$a1 into \$s3	params
	move	\$s0,	\$zero	# i = 0	Outon loor
for1tst:	slt	\$t0,	\$s0, \$s3	# $t0 = 0$ if $s0 \ge s3$ (i $\ge n$)	Outer loop
	beq	\$t0,	<pre>\$zero, exit1</pre>	# go to exit1 if $s0 \ge s3$ (i $\ge n$)	
	addi	\$s1,	\$s0, -1	# j = i - 1	
for2tst:	slti	\$t0,	\$s1, 0	# \$t0 = 1 if \$s1 < 0 (j < 0)	
	bne	\$t0,	<pre>\$zero, exit2</pre>	# go to exit2 if \$s1 < 0 (j < 0)	
	s11	\$t1,	\$s1, 2	# \$t1 = j * 4	Inner loop
	add	\$t2,	\$s2, \$t1	# \$t2 = v + (j * 4)	Timer 100p
	٦w	\$t3,	0(\$t2)	# \$t3 = v[j]	
	٦w	\$t4,	4(\$t2)	# \$t4 = v[j + 1]	
	slt	\$t0,	\$t4, \$t3	# $$t0 = 0 \text{ if } $t4 \ge $t3$	
	beq	\$t0,	<pre>\$zero, exit2</pre>	# go to exit2 if \$t4 ≥ \$t3	
	move	\$a0,	\$s2	<pre># 1st param of swap is v (old \$a0)</pre>	Pass
	move	\$a1,	\$s1	# 2nd param of swap is j	params
	jal	swap		# call swap procedure	& call
	addi	\$s1,	\$s1, -1	# j -= 1	Innorlean
	j	for2	tst	# jump to test of inner loop	Inner loop
exit2:	addi	\$s0,	\$s0, 1	# i += 1	Outor loor
	j	for1	tst	<pre># jump to test of outer loop</pre>	Outer loop



The Full Procedure

```
addi $sp,$sp, -20
                                # make room on stack for 5 registers
sort:
         sw $ra, 16($sp)
                                # save $ra on stack
                                # save $s3 on stack
         sw $s3,12($sp)
         sw $s2, 8($sp)
                                # save $s2 on stack
         sw $s1, 4($sp)
                                # save $s1 on stack
         sw $s0, 0($sp)
                                # save $s0 on stack
                                # procedure body
         exit1: lw $s0, 0($sp)
                                # restore $s0 from stack
         lw $s1, 4($sp)
                                # restore $s1 from stack
         lw $s2, 8($sp)
                                # restore $s2 from stack
         lw $s3,12($sp)
                                # restore $s3 from stack
         lw $ra,16($sp)
                                # restore $ra from stack
         addi $sp,$sp, 20
                                # restore stack pointer
                                # return to calling routine
         jr $ra
```



Arrays vs. Pointers

- Array indexing involves
 - Multiplying index by element size
 - Adding to array base address
- Pointers correspond directly to memory addresses
 - Can avoid indexing complexity



Example: Clearing and Array

```
clear1(int array[], int size) {
                                         clear2(int *array, int size) {
 int i;
                                           int *p;
 for (i = 0; i < size; i += 1)
                                           for (p = \&array[0]; p < \&array[size];
   array[i] = 0;
                                                p = p + 1
                                             *p = 0:
                                         }
      move $t0.$zero
                       \# i = 0
                                                move t0,a0 # p = & array[0]
                                                sll $t1,$a1,2  # $t1 = size * 4
loop1: sll $t1,$t0,2  # $t1 = i * 4
       add $t2,$a0,$t1 # $t2 =
                                                add t2,a0,t1 # t2 =
                       # &array[i]
                                                                    &array[size]
       sw zero, 0(t2) # array[i] = 0
                                         loop2: sw zero_0(t0) # Memory[p] = 0
       addi $t0,$t0,1 # i = i + 1
                                                addi t0.t0.4 \# p = p + 4
       s1t $t3.$t0.$a1 # $t3 =
                                                s1t $t3.$t0.$t2 # $t3 =
                        # (i < size)
                                                                #(p<&array[size])</pre>
      bne $t3,$zero,loop1 # if (...)
                                                bne $t3,$zero,loop2 # if (...)
                          # goto loop1
                                                                    # goto loop2
```



Comparison of Array vs. Ptr

- Multiply "strength reduced" to shift
- Array version requires shift to be inside loop
 - Part of index calculation for incremented i
 - c.f. incrementing pointer
- Compiler can achieve same effect as manual use of pointers
 - Induction variable elimination
 - Better to make program clearer and safer



ARM & MIPS Similarities

- ☐ ARM: the most popular embedded core
- □ Similar basic set of instructions to MIPS

	ARM	MIPS	
Date announced	1985	1985	
Instruction size	32 bits	32 bits	
Address space	32-bit flat	32-bit flat	
Data alignment	Aligned	Aligned	
Data addressing modes	9	3	
Registers	15 × 32-bit	31 × 32-bit	
Input/output	Memory mapped	Memory mapped	



The Intel x86 ISA

- Evolution with backward compatibility
 - 8080 (1974): 8-bit microprocessor
 - Accumulator, plus 3 index-register pairs
 - 8086 (1978): 16-bit extension to 8080
 - Complex instruction set (CISC)
 - 8087 (1980): floating-point coprocessor
 - Adds FP instructions and register stack
 - 80286 (1982): 24-bit addresses, MMU
 - Segmented memory mapping and protection
 - 80386 (1985): 32-bit extension (now IA-32)
 - Additional addressing modes and operations
 - Paged memory mapping as well as segments



The Intel x86 ISA

- Further evolution...
 - i486 (1989): pipelined, on-chip caches and FPU
 - Compatible competitors: AMD, Cyrix, ...
 - Pentium (1993): superscalar, 64-bit datapath
 - Later versions added MMX (Multi-Media eXtension) instructions
 - The infamous FDIV bug
 - Pentium Pro (1995), Pentium II (1997)
 - New microarchitecture (see Colwell, The Pentium Chronicles)
 - Pentium III (1999)
 - Added SSE (Streaming SIMD Extensions) and associated registers
 - Pentium 4 (2001)
 - New microarchitecture
 - Added SSE2 instructions



The Intel x86 ISA

- And further...
 - AMD64 (2003): extended architecture to 64 bits
 - EM64T Extended Memory 64 Technology (2004)
 - ☐ AMD64 adopted by Intel (with refinements)
 - Added SSE3 instructions
 - Intel Core (2006)
 - □ Added SSE4 instructions, virtual machine support
 - AMD64 (announced 2007): SSE5 instructions
 - ☐ Intel declined to follow, instead...
 - Advanced Vector Extension (announced 2008)
 - □ Longer SSE registers, more instructions
- If Intel didn't extend with compatibility, its competitors would!
 - Technical elegance ≠ market success



Enjoy !!!

Q&A