

Computer Architecture

Faculty of Computer Science & Engineering - HCMUT



thanhbinh@hcmut.edu.vn

This chapter contents

- Memory technology/ hierarchy
- Cache and Virtual Memory
- Memory performance





This chapter outcomes

Students who complete this course will be able to

- Explain the structure of a memory hierarchy.
- Deeply understand how Memory, Cache, and Virtual Memory work at the hardware level.
- Estimate the performance of a memory hierarchy as well as a system.



Principle of Locality

- Programs access a small proportion of their address space at any time
- Temporal locality
 - Items accessed recently are likely to be accessed again soon

BỞI HCMUT-CNCP

- e.g., instructions in a loop, induction variables
- Spatial locality
 - Items near those accessed recently are likely to be accessed soon
 - E.g., sequential instruction access, array data



Warm up

```
for (int i = 0; i < MAX_SIZE; i ++) {
    Sum += Array[i];
}</pre>
```

- Which variables/instructions exhibit temporal locality?
- Which variables /instructions exhibit spatial locality?




Taking Advantage of Locality

- Memory hierarchy
- Store everything on disk**
- Copy recently accessed (and nearby) items from disk to smaller DRAM memory
 - Main memory
 TÀI LIỆU SƯU TẬP
- Copy more recently accessed (and nearby) items from DRAM to smaller SRAM memory
 - Cache memory attached to CPU



Memory Hierarchy Levels



- Block (aka line): unit of copying
 - May be multiple words
- If accessed data is present in upper level
 - Hit: access satisfied by upper level
 - Hit ratio: hits/accesses
- If accessed data is absent
 - Miss: block copied from lower level
 - Time taken: miss penalty
 - Miss ratio: misses/accesses= 1 hit ratio
 - Then accessed data supplied from upper level

Memory Technology


- Static RAM (SRAM)
 - 0.5ns 2.5ns, \$500 \$1000 per GiB
- Dynamic RAM (DRAM)
 - 50ns 70ns, \$10 \$20 per GiB
- Flash

10/31/2021

- 5μs 50 μs, \$0.75 \$1.00 per GiB
- Magnetic disk
 - 5ms 20ms, \$0.05 \$0.10 per GiB
- Ideal memory
 - Access time of SRAM
 - Capacity and cost/GB of disk




Dynamic RAM (DRAM) cell





Source: internet


Static RAM (SRAM) cell





DRAM Technology

- Data stored as a charge in a capacitor
 - Single transistor used to access the charge
 - Must periodically be refreshed.
 - Read contents and write back
 - Performed on a DRAM "row"





Advanced DRAM Organization


- Bits in a DRAM are organized as a rectangular array
 - DRAM accesses an entire row
 - Burst mode: supply successive words from a row with reduced latency
- Double data rate (DDR) DRAM
 - Transfer on rising and falling clock edges
- Quad data rate (QDR) DRAM
 - Separate DDR inputs and outputs



10/31/2021

DRAM Generations

Year	Capacity	\$/GB
1980	64Kbit	\$1500000
1983	256Kbit	\$500000
1985	1Mbit	\$200000
1989	4Mbit	\$50000
1992	16Mbit	\$15000
1996	64Mbit	\$10000
1998	128Mbit	\$4000
2000	256Mbit	\$1000
2004	512Mbit	\$250
2007	1Gbit	\$50
2010	2Gbit	\$30
2012	4Gbit	\$1





10/31/2021

DRAM Performance Factors

- Row buffer
 - Allows several words to be read and refreshed in parallel
- Synchronous DRAM
 - Allows for consecutive accesses in bursts without needing to send each address
 - Improves bandwidthed HCMUT-CNCP
- DRAM banking
 - Allows simultaneous access to multiple DRAMs
 - Improves bandwidth




Main Memory Supporting Caches


- Use DRAMs for main memory

 - Fixed width (e.g., 1 word)
 Connected by fixed-width clocked bus
 - Bus clock is typically slower than CPU clock
- Example cache block read?
 - 1 bus cycle for address transfer
 - 15 bus cycles per DRAM access
 - 1 bus cycle per data transfer



Increasing Memory Bandwidth






- For 4-word block, 1-word-wide DRAM
 - Miss penalty = $1 + 4 \times 15 + 4 \times 1 = 65$ bus cycles
 - Bandwidth = 16 bytes / 65 cycles = 0.25 B/cycle

4-word wide memory

- Miss penalty = 1 + 15 + 1 = 17 bus cycles
- Bandwidth = 16 bytes / 17 cycles = 0.94 B/cycle
- 4-bank interleaved memory
 - Miss penalty = $1 + 15 + 4 \times 1 = 20$ bus cycles
 - Bandwidth = 16 bytes / 20 cycles = 0.8 B/cycle





Flash Storage

- Nonvolatile semiconductor storage
 - 100× 1000× faster than disk
 - Smaller, lower power, more robust
 - But more \$/GB (between disk and DRAM)



Faculty of Computer Science and Engineering




Flash Types

- NOR flash: bit cell like a NOR gate
 - Was first introduced by Intel in 1988
 - Random read/write access
 - Used for instruction memory in embedded systems
- NAND flash: bit cell like a NAND gate
 - Was introduced by Toshiba in 1989
 - Denser (bits/area), but block-at-a-time/access
 - Cheaper per GB
- BỞI HCMUT-CNCP
- Used for USB keys, media storage, ...
- Flash bits wears out after 1000's of accesses
 - Not suitable for direct RAM or disk replacement
 - Wear leveling: remap data to less used blocks



Disk Storage

Nonvolatile, rotating magnetic storage





Disk Sectors and Access

- Each sector records
 - Sector ID
 - Data (512 bytes, 4096 bytes proposed)
 - Error correcting code (ECC)
 - Used to hide defects and recording errors
 - Synchronization fields and gaps
- Access to a sector involves Liêu sưu TÂP
 - Queuing delay if other accesses are pending
 - Seek: move the heads
 - Rotational latency
 - Data transfer
 - Controller overhead



Disk Access Example

Given

10/31/2021

- 512B sector, 15,000rpm, 4ms average seek time, 100MB/s transfer rate, 0.2ms controller overhead, idle disk
- Average read time
 - 4ms seek time
 - $+ \frac{1}{2} / (15,000/60) = 2 \text{ms rotational latency} + 512 / 100 MB/s = 0.005 ms transfer time$

 - + 0.2ms controller delayor HCMUT-CNCP
 - = 6.2 ms
- If actual average seek time is 1ms
 - Average read time = 3.2ms



Disk Performance Issues

- Manufacturers quote average seek time
 - Based on all possible seeks ACNC
 - Locality and OS scheduling lead to smaller actual average seek times
- Smart disk controller allocate physical sectors on disk
 - Present logical sector interface to host
 - SCSI, ATA, SATA


BỞI HCMUT-CNCP

- Disk drives include caches
 - Prefetch sectors in anticipation of access
 - Avoid seek and rotational delay




Cache Memory

- Cache memory
 - The level of the memory hierarchy closest to the CPU
- Given accesses X1, ..., Xn=1, Xn
- How do we know if the data is the present?
- Where do we look?



a. Before the reference to Xn



b. After the reference to Xn



Direct Mapped Cache

 Location determined by address Cache Direct mapped: only one choice (Block address) modulo (#Blocks in cache) #Blocks is a power of 2 Use low-order address bits-lêu sưu TÂ **B**ổI HCMUT-CNCP 00001001010100101101 10001 10101 11001 11101 Memory




Addressing - offset

Tag Index Offset
bits # bits # bits

- Offset
 - Determined the position (offset) of data in a block(line).
 - Byte offset, half-word offset, word offset.






Given 8-byte block (line)

- \rightarrow offset of x = 2
- \rightarrow offset of a = 5



BỞI HCMUT-CNCP






Addressing - index

Tag Offset Index # bits # bits # bits

Index

Determined the position of another set in a cache

Given 8-block cache \rightarrow Index of x, a = 0



Cache




Addressing - Tag

Tag Index Offset
bits # bits # bits

- Tag
 - Determined which block ID is OA stored at specific index in a cache

Block Id = $\{Tag, Idx\}$ blockID of x, a = 8 Tag of x, a = 1



Tag 0



Cache

Tag 1

Idx 7

a


Addressing - Tag

31 Offset Tag Index # bits # bits # bits

Tag

Determined which block ID is OA stored at specific index ina cache

Block Id = {Tag, Idx} blockID of b, c = 0Tag of b, c = 0



Tag 0

Cache

Taq 0



Your turn

- What are physical address of x, a?
 What are the Tag, Index, and Byte Offset of a variable where its address is 0x01020304 (Hex) TÀI LIÊU SƯU TẬP
 - Use the configuration in the previous slide



Your turn

 What are the Tag, Index, Byte Offset, and BlockID of a variable where its address is 0x10203040 (Hex)

Direct mapped TÀI LIỆU SƯU TẬP

32-word block

64-block cache



BỞI HCMUT-CNCP

Tags and Valid Bits

- How do we know which particular block is stored in a cache location?
 - Store block address as well as the data
 - Actually, only need the high-order bits
 - Called the tag
- What if there is no data in a Jocation?
 - Valid bit
 - 1 = present.
 - 0 = not present.
 - Initially 0

10/31/2021



BổI HCMUT-CNCP

8-blocks, 1 word/block, direct mapped

Initial state

Access word address.

22, 26, 22, 26, 16, 3, 16, 18

Index	V	Tag	Data
000	N		
001	N		
010	<u> </u>		
Mult 1 CNCP	Ν		
100	N		
101	N		
110	N		
111	N		



_	

- 6
- 6
- 6
- 6

Word addr	Binary addr	Hit/miss	Cache block
22	10 110	Miss	110

CHKHOACNCO.			
		CH,	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
Index	V	Tag	Data 3
000	Ν	K	CP
001	Ν	- 2	
010	Ν	I AI LI	U SU U TAP
011	Ν	801	HOWOT-CHO!
100	Ν		
101	Ν		
110	Υ	10	Mem[10110]
111	Ν		



- 6
- 6
- 6
- 6

Word addr	Binary addr	Hit/miss	Cache block
26	11 010	Miss	010

CHKHOACNCD			
		CH,	.°C
Index	V	Tag	Data 3
000	Ν	K	CP
001	N	- >	
010	Υ	HAILIE	Mem[11010]
011	N	5011	
100	N		
101	N		
110	Υ	10	Mem[10110]
111	N		



- 6
- 6
- 6
- 6

Word addr	Binary addr	Hit/miss	Cache block
22	10 110	Hit	110
26	11 010 AC	Hit	010

Index	V	Tag	Data 3
000	Ν	K	CP
001	N	- 3	
010	Υ	IAI LIE	Mem[11010]
011	N	801	HOWOT CHO!
100	N		
101	N		
110	Υ	10	Mem[10110]
111	Ν		



- 2
- 6
- 6
- 6
- 6

Word addr	Binary addr	Hit/miss	Cache block
16	10 000	Miss	000
3	00 011 AC	Miss	011
16	10 000	Hit	000

Index	V	Tag	Data 3
000	Υ	10	Mem[10000]
001	N	- >	
010	Y	HAI LIE	Mem[11010]
011	Y	00	Mem[00011]
100	Ν		
101	N		
110	Υ	10	Mem[10110]
111	Ν		



Cache Example

- 6
- 6

- 6
- 8

Word addr	Word addr Binary addr		Cache block	
18	10 010	Miss	010	

		<u></u>	C
Index	V	Tag C	Data 3
000	Υ	10	Mem[10000]
001	N	- à ê	
010	Υ	101 LIE	Mem[10010]
011	Υ	00	Mem[00011]
100	N		
101	N		
110	Υ	10	Mem[10110]
111	N		




Your turn

• What is Hit/Miss ratio when a processor accesses a sequence of byte address: 1, 4, 2, 12, 3, 32, 0, 33, 1, 44





Address Subdivision





Example: Larger Block Size

- 64 blocks, 16 bytes/block
 - To what block number does address 1200 map?
- Block address = $\frac{1200}{16} = 75$
- Block number (ID) = 75 modulo 64 = 11
 31 10 9 4 3 0

Tag	Index	Offset
22 bits	6 bits	4 bits



Block Size Considerations

- Larger blocks should reduce miss rate
 - Due to spatial locality OACNCA
- But in a fixed-sized cache
 - Larger blocks ⇒ fewer of them
 - More competition ⇒ increased miss rate
 - Larger blocks ⇒ polition (much unnecessarily data)
- Larger miss penalty
 - Can override benefit of reduced miss rate
 - Early restart and critical-word-first can help



Cache Misses

- On cache hit, CPU proceeds normally
- On cache miss
 - Stall the CPU pipeline
 - Fetch block from next level of hierarchy
 - Instruction cache missuu Tâp
 - Restart instruction fetch
 - Data cache miss
 - Complete data access



Write-Through

- On data-write hit, could just update the block in cache
 - But then cache and memory would be inconsistent
- Write through: also update memory
- But makes writes take longer.
 - e.g., if base CPI = 1, 10% of instructions are stores, write to memory takes 100 cycles
 Effective CPI = 1 + 0.1 × 100 = 1 × 100 =
- Solution: write buffer
 - Holds data waiting to be written to memory
 - CPU continues immediately
 - Only stalls on write if write buffer is already full



Write-Back

- Alternative: On data-write hit, just update the block in cache
 - Keep track of whether each block is dirty
- When a dirty block is replaced
 - Write it back to memory
 - Can use a write buffer to allow replacing block to be read first




Write Allocation

- What should happen on a write miss?
- Alternatives for write-through
 - Allocate on miss (write allocate or fetch-on write): fetch the block
 - Write around (write-no-allocate): don't fetch the block
 - Since programs often write a whole block before reading it (e.g., initialization)
- For write-back
 - Usually fetch the block



Cache coherence






Example: Intrinsity FastMATH

- Embedded MIPS processor

 - 12-stage pipeline
 Instruction and data access on each cycle
- Split cache: separate I-cache and D-cache
 - Each 16KB: 256 blocks × 16 words/block
 - D-cache: write-through or write-back
- SPEC2000 miss rates
 - I-cache: 0.4%
 - D-cache: 11.4%
 - Weighted average: 3.2%



Example: Intrinsity FastMATH





Measuring Cache Performance

- Components of CPU time
 - Program execution cyclesoach
 - Includes cache hit time
 - Memory stall cycles 3
 - Mainly from cache misses
- With simplifying assumptions:


```
Memory stall cycles

= Memory accesses
Program

= Instructions
Program × Misses
Program × Misses
Instruction
```




I-cache, D-cache





I-cache, D-cache Miss





Cache Performance Example

- Given
 - I-cache miss rate = 2%
 D-cache miss rate = 4%

 - Miss penalty = 100 cycles
 - Base CPI (ideal cache) = 2
 - Load & stores are 36% of instructions
- Miss cycles per instruction
 - I-cache: $0.02 \times 100 = 2$
 - D-cache: $0.36 \times 0.04 \times 100 = 1.44$
- Actual CPI = 2 + 2 + 1.44 = 5.44
 - Ideal CPU is 5.44/2 = 2.72 times faster



Average Access Time

- Hit time is also important for performance
- Average memory access time (AMAT)
 - AMAT = Hit time + Miss rate × Miss penalty
- Example
 - CPU with 1ns clock, hit time = 1 cycle, miss penalty = 20 cycles, I-cache miss rate = 5%
 - $AMAT = 1 + 0.05 \times 20 = 2ns$
 - 2 cycles per instruction



Performance Summary

- When CPU performance increased
 - Miss penalty becomes more significant
- Decreasing base ©PI
 - Greater proportion of time spent on memory stalls
- Increasing clock rateieu sưu Tập
 - Memory stalls account for more CPU cycles
- Can't neglect cache behavior when evaluating system performance




Associative Caches

- Fully associative
 - Allow a given block to go in any cache entry
 - Requires all entries to be searched at once
 - Comparator per entry (expensive)
- n-way set associative
 - Each set contains mentries u Tâp
 - Block number determines which set
 - (Block number) modulo (#Sets in cache)
 - Search all entries in a given set at once
 - n comparators (less expensive)



Associative Cache Example





Your turn

- Given a configuration of cache system
 - 32 words block
 - 128 Kbyte cache.
 4G RAM
- How wide are Tag, Index, and Byte Offset fields for:
 - Direct mapped Tài Liệu sưu Tập
 - 4-way set associative BO H CMUT-CNCP
 - Fully associative
- Given int A at 0x12345678. What are Tag, Index, word offset of A for each configuration?




10/31/2021


Spectrum of Associativity Two-way set associative

For a cache with 8 entries

One-way set associative (direct mapped)








Set	Tagê	Data	r Tagri	Pata	Tag	Data	Tag	Data
0	B Ở I I	CMUT-	CNCP					
1								

Eight-way set associative (fully set associative)



Associativity Example

- Compare 4-block caches
 - Direct mapped, 2-way set associative, fully associative
 - Block access sequence: 0, 8, 0, 6, 8
- Direct mapped (100% Miss)

TÀI LIỆU SƯU TẬP

Block	Cache	Hit/miss of	M HCMU Cak	инсми Cache content after access				
address	index		0	1	2	3		
0	0	miss	Mem[0]					
8	0	miss	Mem[8]					
0	0	miss	Mem[0]					
6	2	miss	Mem[0]		Mem[6]			
8	0	miss	Mem[8]		Mem[6]			



Associativity Example

2-way set associative (80% Miss)

Block	Cache	Hit/miss Cache content after access					
address	index	CV.	Set 0 °C	Set 1			
0	0	miss	Mem[0] 2				
8	0	miss	Mem[0] Mem[8]				
0	0	hit	Mem[0] Mem[8]				
6	0	miss	Mem[0] Mem[6]				
8	0	miss	Mem[8] Mem[6]				

Fully associative (60% Miss)

Block	Hit/miss	Cache content after access				
address						
0	miss	Mem[0]				
8	miss	Mem[0] Mer	n[8]			
0	hit	Mem[0] Mer	n[8]			
6	miss	Mem[0] Mer	n[8]	Mem[6]		
8	hit	Mem[0] Mer	n[8]	Mem[6]		




How Much Associativity

- Increased associativity decreases miss rate
 - But with diminishing returns
- Simulation of a system with 64KB D-cache, 16-word blocks, SPEC2000
 - 1-way: 10.3% TÀI LIỆU SƯU TẬP
 - **2**-way: 8.6%
 - **4**-way: 8.3%
 - **8-way: 8.1%**



Set Associative Cache Organization





Replacement Policy

- Direct mapped: no choice
- Set associative
 - Prefer non-valid entry if there is one
 - Otherwise, choose among entries in the set
- Least-recently used (LRU)
 - Choose the one unused for the longest time
 - Simple for 2-way, manageable for 4-way, too hard beyond that
- Random
 - Gives approximately the same performance as LRU for high associativity



Multilevel Caches

- Primary cache attached to CPU
 - Small, but fast
- Level-2 cache services misses from primary cache
 - Larger, slower, but still faster than main memory
- Main memory services L-2 cache misses
- Some high-end systems include L-3 cache



Multilevel Cache Example

- Given
 - CPU base CPI = 1 clock rate = 4GHz
 - Miss rate/instruction = 2%
 - Main memory access time = 100ns
- With just primary cache
 - Miss penalty = 100ns/0.25ns = 400 cycles
 - Effective $CPI = 1 + 0.02 \times 400 = 9$



10/31/2021

Multilevel Cache Example (cont.)

- Now add L-2 cache

 - Access time = 5ns
 Global miss rate to main memory = 0.5%
- Primary miss with L-2 hit
 - Penalty = 5ns/0.25ns = 20 cycles
- Primary miss with L-2 miss.
 - Extra penalty = 500 cycles
- \blacksquare CPI = 1 + 0.02 × 20 + 0.005 × 400 = 3.4
- Performance ratio = 9/3.4 = 2.6



Multilevel Cache Considerations

- Primary cache
 - Focus on minimal hit timeco
- L-2 cache
 - Focus on low miss rate to avoid main memory access
 - Hit time has less overall impact
- Results
 - L-1 cache usually smaller than a single cache
 - L-1 block size smaller than L-2 block size



Interactions with Advanced CPUs

- Out-of-order CPUs can execute instructions during cache miss
 - Pending store stays in load/store unit
 - Dependent instructions wait in reservation stations
 - Independent instructions continue
- Effect of miss depends on program data flow
 - Much harder to analyse
 - Use system simulation



Virtual Machines

- Host computer emulates guest operating system and machine resources
 - Improved isolation of multiple guests
 - Avoids security and reliability problems
 - Aids sharing of resources
- Virtualization has some performance impact
 - Feasible with modern high-performance computers
- Examples: (Operating) System Virtual Machines
 - IBM VM/370 (1970s technology!)
 - VMWare
 - Microsoft Virtual PC



Virtual Machine Monitor (hypervisor)

- Maps virtual resources to physical resources
 - Memory, I/O devices, CPUs.
- Guest code runs on native machine in user mode
 - Traps to VMM on privileged instructions and access to protected resources sur TAP
- Guest OS may be different from host OS
- VMM handles real I/O devices
 - Emulates generic virtual I/O devices for guest



Example: Timer Virtualization

- In native machine, on timer interrupt
 - OS suspends current process, handles interrupt, selects and resumes next process
- With Virtual Machine Monitor
 - VMM suspends current VM, handles interrupt, selects and resumes next VM_{IÊU SUU TÂP}
- If a VM requires timer interrupts
 - VMM emulates a virtual timer
 - Emulates interrupt for VM when physical timer interrupt occurs




Instruction Set Support

- User and System modes
- Privileged instructions only available in system mode
 - Trap to system if executed in user mode
- All physical resources only accessible using privileged instructions at LIÊU SU'U TÂP
 - Including page tables, interrupt controls, I/O registers
- Renaissance of virtualization support
 - Current ISAs (e.g., x86) adapting




Virtual Memory

- Use main memory as a "cache" for secondary (disk) storage
 - Managed jointly by CPU hardware and the operating system (OS)
- Programs share main memory
 - Each gets a private virtual address space holding its frequently used code and data
 - Protected from other programs
- CPU and OS translate virtual addresses to physical addresses
 - VM "block" is called a page of HCMUT-CNCP
 - VM translation "miss" is called a page fault



Address Translation

Fixed-size pages (e.g., 4K)



Physical address



Page Fault Penalty

- On page fault, the page must be fetched from disk
 - Takes millions of clock cycles
 - Handled by OS code TAI LIÊU SU'U TÂP
- Try to minimize page fault rate
 - Fully associative placement
 - Smart replacement algorithms




Page Tables

- Stores placement information
 - Array of page table entries, indexed by virtual page number
 - Page table register in CPU points to page table in physical memory
- If page is present in memory TAP
 - PTE stores the physical page number
 - Plus other status bits (referenced, dirty, ...)
- If page is not present
 - PTE can refer to location in swap space on disk



Translation Using a Page Table






BACHKHOACNCP.COM

Physical address

Mapping Pages to Storage





Replacement and Writes

- To reduce page fault rate, prefer least-recently used (LRU) replacement
 - Reference bit (aka use bit) in PTE set to 1 on access to page
 - Periodically cleared to 0 by OS
 - A page with reference bit 0 has not been used recently
- Disk writes take millions of cycles
 - Block at once, not individual locations
 - Write through is impractical
 - Use write-back
 - Dirty bit in PTE set when page is written




Fast Translation Using a TLB

- Translation-lookaside buff er
- Address translation would appear to require extra memory references
 - One to access the PTE
 - Then the actual memory access
- But access to page tables has good locality
 - So use a fast cache of PTEs within the CPU
 - Called a Translation Look-aside Buffer (TLB)
 - Typical: 16–512 PTEs, 0.5–1 cycle for hit, 10–100 cycles for miss, 0.01%–1% miss rate
 - Misses could be handled by hardware or software



Fast Translation Using a TLB





10/31/2021

TLB Misses

- If page is in memory
 - Load the PTE from memory and retry
 - Could be handled in hardware
 - Can get complex for more complicated page table structures
 - Or in software
 - Raise a special exception, with optimized handler
- If page is not in memory (page fault)
 - OS handles fetching the page and updating the page table
 - Then restart the faulting instruction



10/31/2021

TLB Miss Handler

- TLB miss indicates
 - Page present, but PTE not in TLB
- Page not preset
 Must recognize TLB miss before destination register overwritten

 Raise exception

 Raise exception
- Handler copies PTE from memory to TLB
 - Then restarts instruction
 - If page not present, page fault will occur



Page Fault Handler

- Use faulting virtual address to find PTE
- Locate page on disk
 Choose page to replace or
 - If dirty, write to disk first TAP
- Read page into memory and update page table
- Make process runnable again
 - Restart from faulting instruction



TLB and Cache Interaction


 If cache tag uses physical address

> Need to translate before cache lookup

Alternative: use virtual address tag

TÀI LIỆU SƯU TẬP
Complications due to on HEMUTICALE
aliasing

 Different virtual addresses for shared physical address



Virtual address
...... 14 13 12 11 19 3 2 10

Page offset

Virtual page number



Memory Protection

- Different tasks can share parts of their virtual address spaces
 - But need to protect against errant access
 - Requires OS assistance
- Hardware support for OS protection
 - Privileged supervisor mode (aka kernel mode)
 - Privileged instructions | HCMUT-CNCP
 - Page tables and other state information only accessible in supervisor mode
 - System call exception (e.g., syscall in MIPS)



The Memory Hierarchy

- Common principles apply at all levels of the memory hierarchy
 Based on notions of caching
- At each level in the hierarchy
 - Block placementàl Liệu sưu Tập
 - Finding a block
 - Replacement on a miss
 - Write policy



Block Placement

- Determined by associativity
 - Direct mapped (1-way associative)
 - One choice for placement
 - n-way set associative
 - n choices within a set
 TAI LIEU SUU TÂP
 BỞI HEMUT-ENCP
 - Fully associative
 - Any location
- Higher associativity reduces miss rate
 - Increases complexity, cost, and access time



Finding a Block

- Hardware caches
 - Reduce comparisons to reduce cost
- Virtual memory
 - Full table lookup makes full associativity feasible
 - Benefit in reduced miss rate

Associativity	Location method TAP	Tag comparisons	
Direct mapped	Index	1	
n-way set associative	Set index, then search entries within the set	n	
Fully associative	Search all entries	#entries	
_	Full lookup table	0	



Faculty of Computer Science and Engineering

Replacement

- Choice of entry to replace on a miss
 - Least recently used (LRU).
 - Complex and costly hardware for high associativity
 - Random
 TÀI LIÊU SƯU TẬP
 - Close to LRU, easier to implement
- Virtual memory
 - LRU approximation with hardware support



10/31/2021

Write Policy

- Write-through
 - Update both upper and lower levels
 - Simplifies replacement, but may require write buffer
- Write-back
 - Update upper level bell bellevel
 - Update lower level when block is replaced
 - Need to keep more state
- Virtual memory
 - Only write-back is feasible, given disk write latency



Sources of Misses

- Compulsory misses (aka cold start misses)
 - First access to a block HOACNC
- Capacity misses
 Due to finite cache size

 - A replaced block is later accessed again
- Conflict misses (aka dollision misses)
 - In a non-fully associative cache
 - Due to competition for entries in a set
 - Would not occur in a fully associative cache of the same total size




Cache Design Trade-offs

Design	Effect on miss rate	Negative performance effect
change	KHOA	CNCA
Increase cache size	Decrease capacity misses	May increase access time
Increase associativity	Decrease conflict misses TAI LIÊU	May increase access time
Increase block size	Decrease British Compulsory misses	Increases miss penalty. For very large block size, may increase miss rate due to pollution.




Cache Control

- Example cache characteristics
 - Direct-mapped, write-back, write allocate
 - Block size: 4 words (16 bytes)
 - Cache size: 16 KB (1024 blocks)
 - 32-bit byte addresses
 - Valid bit and dirty-bit per-block
 - Blocking cache
 - CPU waits until access is complete





Interface Signals





Cache Coherence Problem

Suppose two CPU cores share a physical address space

Write-through caches

Time step	Event	CPUA's cache	CPU B's cache	Memory
0	1 /	BGI HCMUT-CNCP		0
1	CPU A reads X	0		0
2	CPU B reads X	0	0	0
3	CPU A writes	1	0	1
10/21/2021	1 to X	ana sakukuna (Mara saman di Finisina	norin a	102



raculty of computer science and Engineering

Coherence Defined

- Informally: Reads return most recently written value
- Formally:
 - P writes X; P reads X (no intervening writes)
 - ⇒ read returns written value
 - P1 writes X; P2 reads X (sufficiently later)
 - ⇒ read returns written value
 - c.f. CPU B reading X after step 3 in example
 - P1 writes X, P2 writes X
 - ⇒ all processors see writes in the same order
 - End up with the same final value for X



Cache Coherence Protocols

- Operations performed by caches in multiprocessors to ensure coherence
 - Migration of data to local caches
 - Reduces bandwidth for shared memory
 - Replication of read-shared data
 - Reduces contention for access
- Snooping protocols TÀI LIỆU SƯU TẬP
 - Each cache monitors bus reads/writes
- Directory-based protocols
 - Caches and memory record sharing status of blocks in a directory



Invalidating Snooping Protocols

- Cache gets exclusive access to a block when it is to be written
 - Broadcasts an invalidate message on the bus
 - Subsequent read in another cache misses
 - Owning cache supplies updated value

CPU activity	Bus activity Bus	CPU A's cache	CPU B's cache	Memory
	5011			0
CPU A reads X	Cache miss for X	0		0
CPU B reads X	Cache miss for X	0	0	0
CPU A writes 1 to X	Invalidate for X	1		0
CPU B read X	Cache miss for X	1	1	1



Memory Consistency

- When are writes seen by other processors
 - "Seen" means a read returns the written value
 - Can't be instantaneously
- Assumptions
 - A write completes only when all processors have seen it
 - A processor does not reorder writes with other accesses
- Consequence

- BỞI HCMUT-CNCP
- P writes X then writes Y
 ⇒ all processors that see new Y also see new X
- Processors can reorder reads, but not writes



Multilevel On-Chip Caches

Characteristic	ARM Cortex-A8	Intel Nehalem	
L1 cache organization	Split instruction and data caches	Split instruction and data caches	
L1 cache size	32 KiB each for instructions/data	32 KiB each for instructions/data per core	
L1 cache associativity	4-way (I), 4-way (D) set associative	4-way (I), 8-way (D) set associative	
L1 replacement	Random VHOACNCA	Approximated LRU	
L1 block size	64 bytes	64 bytes	
L1 write policy	Write-back, Write-allocate(?)	Write-back, No-write-allocate	
L1 hit time (load-use)	1 clock cycle	4 clock cycles, pipelined	
L2 cache organization	Unified (instruction and data)	Unified (instruction and data) per core	
L2 cache size	128 KiB to 1 MiB	256 KiB (0.25 MiB)	
L2 cache associativity	8-way set associative	8-way set associative	
L2 replacement	Random(?)	Approximated LRU	
L2 block size	64 bytes ALLEU SUU	64 bytes	
L2 write policy	Write-back, Write-allocate (?)	Write-back, Write-allocate	
L2 hit time	11 clock cycles	10 clock cycles	
L3 cache organization	-	Unified (instruction and data)	
L3 cache size	-	8 MiB, shared	
L3 cache associativity	-	16-way set associative	
L3 replacement	-	Approximated LRU	
L3 block size	-	64 bytes	
L3 write policy	-	Write-back, Write-allocate	
L3 hit time	-	35 clock cycles	



2-Level TI R Organization

Characteristic	ARM Cortex-A8	Intel Core i7
Virtual address	32 bits	48 bits
Physical address	32 bits	44 bits
Page size	Variable: 4, 16, 64 KiB, 1, 16 MiB	Variable: 4 KiB, 2/4 MiB
TLB organization	1 TLB for instructions and 1 TLB for data Both TLBs are fully associative, with 32 entries, round robin replacement TLB misses handled in hardware TAI LIEU SU'I BOT HCMUT-CN	TLB for instructions and 1 TLB for data per core Both L1 TLBs are four-way set associative, LRU replacement L1 I-TLB has 128 entries for small pages, 7 per thread for large pages L1 D-TLB has 64 entries for small pages, 32 for large pages The L2 TLB is four-way set associative, LRU replacement The L2 TLB has 512 entries TLB misses handled in hardware



Supporting Multiple Issue

- Both have multi-banked caches that allow multiple accesses per cycle assuming no bank conflicts
- Core i7 cache optimizations
 - Return requested word first AP
 - Non-blocking cache of HCMUT-CNCP
 - Hit under miss
 - Miss under miss
 - Data prefetching



Pitfalls

- Byte vs. word addressing
 - Example: 32-byte direct-mapped cache, 4-byte blocks
 - Byte 36 maps to block 1 ce
- Word 36 maps to block 4
 Ignoring memory system effects when writing or generating code
 - Example: iterating over rows vs. columns of arrays
 - Large strides result in poor locality



Pitfalls

- In multiprocessor with shared L2 or L3 cache
 - Less associativity than cores results in conflict misses
 - More cores ⇒ need to increase associativity
- Using AMAT to evaluate performance of out-oforder processors
 - Ignores effect of non-blocked accesses
 - Instead, evaluate performance by simulation



Pitfalls

- Extending address range using segments
 - E.g., Intel 80286
 - But a segment is not always big enough
 - Makes address arithmetic complicated
- Implementing a VMM on an ISA not designed for virtualization
 - E.g., non-privileged instructions accessing hardware resources
 - Either extend ISA, or require guest OS not to use problematic instructions



Concluding Remarks

- Fast memories are small, large memories are slow
 - We really want fast, largememories
 - Caching gives this illusion @ ?
- Principle of locality
 - Programs use a small part of their memory space frequently

BổI HCMUT-CNCP

- Memory hierarchy
 - L1 cache ↔ L2 cache ↔ ... ↔ DRAM memory
 ↔ disk
- Memory system design is critical for multiprocessors

