Virginia Tech Training


Name: Kholoud Ebrahim Ali Darwesh

1. Write a behavioral model of a single bit full adder.

```
module Full_Adder_1_bit (A, B, Cin, Sum, Cout);
input A, B, Cin;
output reg Sum, Cout;
// behavioral model of a single bit full adder
salways @(*) begin
Sum = A ^ B ^ Cin;
Cout =(A & B)|(B & Cin)|(A & Cin);
end
endmodule
```


```
`timescale 100ps/1ps
 2
    module Test Full Adder 1 bit ;
 3
    reg A, B, Cin;
 4
    wire Sum, Cout;
 5
   // Testing of behavioral model of a single bit full adder
 6
    Full Adder 1 bit DUT1(A, B, Cin, Sum, Cout);
7
8
   ⊟initial begin
9
        Cin=1'b0;
10
        A = 1'b0;
11
        B = 1'b0;
12
      #1
13
       B = 1'b1;
14
      #1
15
       A = 1'b1;
16
      #1
17
        B = 1'b0;
18
      #1
19
        A = 1'b0;
20
    // it takes only 500ps in simulation
21
   end
22
23
   □initial begin
24
        $monitor ("time: %2d A: %b B: %b Sum: %b Cout: %b\n",
25
                  $time , A , B , Sum , Cout
26
   end
   endmodule
27
```

The simulation of the first module



```
time: 0
                 B:0
                        Sum: 0
                                 Cout: 0
time: 1
                 B:1
                        Sum: 1
                                 Cout: 0
          A: 1
                        Sum: 0
time: 2
                 B:1
                                 Cout: 1
time: 3
                 B:0
                        Sum: 1
                                 Cout: 0
time: 4
          A: 0
                 B:0
                        Sum: 0
                                 Cout: 0
```

The RTL of the first module




2. Write a structural model of P-bit full adder.

```
module Full Adder P bit #(parameter P=4)(A, B, Cin, Sum, Cout);
 2
    input Cin;
   input [P-1:0]A, B;
 4 output [P-1:0]Sum;
 5 output Cout;
         [P:0]C internal;
 6 wire
 7 // Structural model of P-bit full adder
    genvar i;
9 pgenerate
10 \phi for (i=0; i< P; i = i+1) begin : generate P bit FA
11 |
        Full Adder 1 bit DUTO(.A(A[i]), .B(B[i]), .Cin(C internal[i]),
                           .Sum(Sum[i]), .Cout(C internal[i+1]));
12
13
   end
14
   endgenerate
15
    assign C internal[0] = Cin;
16
17
   assign Cout = C internal[P];
18 endmodule
```


```
1 `timescale 100ps/lps
 2 module Test Full Adder P bit;
 3 reg Cin;
 4 parameter P = 4;
 5 reg [P-1:0]A, B;
   wire [P-1:0]Sum;
 7
   wire Cout;
8 // Testing of Structural model of P-bit full adder
9 Full Adder P bit #(.P(P)) DUT(A, B, Cin, Sum, Cout);
10
11 pinitial begin
12
        Cin=0;
13
       A= 3; B= 1;
14
        #1
15
       A= 1; B= 2;
16
        #1
17
       A= 3; B= 3;
18
        #1
19
       A = 2; B = 1;
20
        #1
21
       A = 0; B = 3;
22 end
23
24 Dinitial begin
25 p$monitor ("time: %2d A: %b B: %b Sum: %b Cout: %b",
26
            $time , A , B , Sum
                                              , Cout );
27
  end
28 endmodule
```

The simulation of the second module



```
VSIM 8> run
                                   Sum: 0100
                        B: 0001
 time:
             A: 0011
                                                Cout: 0
                                   Sum: 0011
 time:
             A: 0001
                        B: 0010
                                                Cout: 0
             A: 0011
                        B: 0011
                                   Sum: 0110
  time:
                                                Cout: 0
         3
 time:
             A: 0010
                        B: 0001
                                   Sum: 0011
                                                Cout: 0
             A: 0000
                        B: 0011
                                   Sum: 0011
 time:
                                                Cout: 0
```

The RTL of the second module




3. Write a behavioral model of M-bit by N-bit Multiplier.


```
module Multiplier M N bits #(parameter M=4, N=3) (num1, num2, Result);
    input [M-1:0] num1;
    input [N-1:0] num2;
 4
   output reg [M+N-1:0]Result;
 5
            [M+N-1:0]Mul stage;
    reg
 6
    reg
            [M+N-1:0]Mul Register[N-1:0];
 7
    integer i;
 8
    // behavioral model of M-bit by N-bit Multiplier
   □always @(*) begin
10
   Result =0;
11
        for (i=0; i< N ; i = i+1) begin :Multiplier Register</pre>
12
             Mul stage = num1 & {M{num2[i]}};
13
             Mul stage = Mul stage << i;
14
             Mul Register[i] = Mul stage;
             Result= Mul Register[i]+Result;
15
16
        end
17
    end
18
   endmodule
```

```
`timescale 100ps/1ps
 2
    module Test Multiplier M N bits;
 3
    parameter M= 6,N= 4;
 4
    reg [M-1:0] num1;
 5
        [N-1:0] num2;
    req
 6
    wire [M+N-1:0]Result;
 7
8
    Multiplier M N bits #(.M(M), .N(N)) DUT(num1, num2, Result);
 9
10 pinitial begin
11
        num1 = 63; num2 = 15;
12
13
        num1 = 0; num2 = 3;
14
        #1
15
        num1 = 27; num2 = 9;
16
17
        num1 = 12; num2 = 31;
18
19
        num1 = 20; num2 = 0;
20
21
        num1 = 32; num2 = 7;
22
   end
23
24 pinitial begin
25 白
        $monitor("time: %2d num1: (%d)%b num2: (%d)%b Result: (%d)%b",
26
                            num1, num1,
                                            ,num2, num2
                                                            ,Result, Result );
                 $time
2.7
   end
28
    endmodule
```


The simulation of the third module



The RTL of the third module




4. Write a behavioral model of a Q-bit Register.



```
module Register Q bit #(parameter Q = 4)(clk, rst, in, out);
 2
    input [Q-1:0]in;
 3
    input clk, rst;
 4
    output reg [Q-1:0]out;
 5
    // behavioral model of a Q bit Register
 6
    always @ (posedge clk, posedge rst)
 7
   □begin
 8
 9
        if (rst)
10
             out <= 0;
11
        else
12
             out <= in;
13
    end
    endmodule
14
```

```
`timescale 1ps/1ps
 2
     module Test Register Q bit;
 3
     parameter Q= 3;
 4
     reg [Q-1:0]in;
     reg clk, rst;
 5
 6
     wire [Q-1:0]out;
 7
 8
 9
     Register Q bit #(Q)RG(clk, rst, in, out);
10
11 ⊟initial begin
12
         clk = 1:
13
         forever #50 clk =~clk;
14
   end
15
   □initial begin
16
17
         rst = 1;
18
         #100 rst =0; // rst in one clock cycle
19
   end
20
   □initial begin
21
22
   □// the change in input will be at the negative edge ,
23
   //which can be detected at the next posetve edge of the clock
24
         in=2; #150
25
         in=1; #100
26
         in=6; #100
         in=7; #100;
27
28
   end
29
30
   □initial begin
   白$monitor ("time: %3d in: %b out: %b",
31
32
               $time , in , out
33
    end
34
    endmodule
```

The simulation of the fourth module



out: 110

out: 110

out: 111

in: 110

in: 111


in: 111

time: 300


time: 350

time: 400

The RTL of the fourth module




5. Write a structural model of a MAC Unit.



```
module MAC Unit#(parameter M=8, N=8, P=16, Q=16)(clk, rst, A, B, Cout, Z);
2
3
    input rst, clk;
4
    input
           [M-1:0]A;
    input [N-1:0]B;
6
    output [M+N-1:0]Z;
7
    output Cout;
    wire
           [M+N-1:0]Mul; // the out of multiplication operation
9
           [M+N-1:0]add; // the out of addition
    wire
10
    // Structural model of a MAC Unit
11
12
    Multiplier M N bits #(M,N) Multp (A, B, Mul);
13
    Full Adder P bit
                        #(P) Adder (Mul, Z, 1'b0, add, Cout);
14
    Register Q bit
                               RegBit(clk, rst, add, Z);
                        # (Q)
15
    endmodule
```

```
`timescale 1ps/1ps
    module Test MAC Unit;
 3
    parameter M = 8, N= 8, P= 16, Q= 16;
 4
    req
         rst, clk;
 5
    reg [M-1:0]A;
 6
    reg [N-1:0]B;
 7
    wire [M+N-1:0]Z;
 8
    wire Cout;
 9
10
   MAC_Unit#(M, N, P, Q)MAC(clk , rst, A, B, Cout, Z);
   □initial begin
11
        clk = 1;
12
13
        forever #50 clk =~clk;
14
   end
15
   □initial begin
16
        rst =1;
17
        #100 rst =0; // rst in one clock cycle
18
   Lend
  □initial begin
19
   $\dagger$ // the change in input will be at the negative edge ,
21
   //which can be detected at the next posetve edge of the clock
22
        A=2; B=3; #150
23
        A=1; B=2; #100
24
        A=6; B=4; #100
25
        A=7; B=1; #100;
26 Lend
27
   □initial begin
28
   □$monitor ("time: %3d A: %b B: %b Z: %b",
29
              $time
                     , A
                              , В
                                            Ζ
30
   lend
31
    endmodule
```

The simulation of the top module



```
B: 00000011
                                         Z: 00000000000000000
time:
            A: 00000010
time: 100
                                         Z: 0000000000000110
            A: 00000010
                           B: 00000011
                                         Z: 0000000000000110
time: 150
            A: 00000001
                          B: 00000010
time: 200
            A: 00000001
                          B: 00000010
                                         Z: 0000000000001000
time: 250
            A: 00000110
                          B: 00000100
                                         Z: 0000000000001000
                                         Z: 000000000100000
time: 300
            A: 00000110
                          B: 00000100
time: 350
            A: 00000111
                          B: 00000001
                                         Z: 000000000100000
time: 400
            A: 00000111
                           B: 00000001
                                         Z: 0000000000100111
```

The RTL of the top module

