


De multiplexer

It is a combinational circuit, that performs the reverse operation of Multiplexer. If has single input, n selection lines and maximum of 2^n outputs. The input will connected to one of these outputs based on the values of selection lines.

- A De-mux has:
 - ① n control inputs
 - ② 1 data input
 - ③ 2^n output




Truth table: 1x4 De-mux

Selection inputs		Outputs			
S_1	S_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0


$$Y_3 = S_1 S_0 I, \quad Y_2 = S_1 S_0' I$$




$$Y_1 = S_1' S_0 I, \quad Y_0 = S_1' S_0' I$$



Implement 1x8 De-mux:

Input			Output							
S_2	S_1	S_0	Y_7	Y_6	Y_5	Y_4	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	0	1	0	0
1	0	0	0	0	0	0	0	1	0	0
1	0	1	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0




Sequential Logicsequential circuitLatches

Latch using NAND Gate

- There are two type of Latches

- ① S-R Latches
- ② D - Latches

S-R Latches using nAND-Gate



Logic diagram

S R Q Q'

0 0 0 1

1 1 0 1

0 1 1 0

1 1 1 0

0 0 1 1

after $S=1, R=0$

after $S=0, R=1$

S-R flip flop


- ① on the triggering edge of the clock-pulse
- ② $S = \text{high}$ and $R = \text{low} \rightarrow \text{set state}$
- ③ $R = \text{High}$ and $S = \text{slow} \rightarrow \text{reset state}$
- ④ both inputs low \rightarrow no change
- ⑤ both inputs high \rightarrow Invalid

S	R	CLK	Q(t+1)	comments
0	0	X	Q(t)	no change
0	1	↑	0	Reset
1	0	↑	1	Set
1	1	↑	?	Invalid

X = Irrelevant ("don't care")

↑ = clock transition low to high

Clocked S-R flip flop



Truth table:

CLK	S	R	Q _{n+1}
0	X	X	Q _n = P.S
1	0	0	Q _n → (memory)
1	0	1	0
1	1	0	1
1	1	1	1
			Invalid


Characteristic Table

CLK=1

Q _n	S	R	Q _{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X



Excitation table

Q _n	Q _{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0



$$Q_{n+1} = I + II$$

$$Q_n = S + Q_n \bar{R}$$



Truth Table



CLK	D	Qn+1
0	X	Qn
1	0	0
1	1	1

Char. Table


Qn	D	Qn+1
0	0	0
0	1	1
1	0	0
1	1	1

Excitation table

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1



JK flip flop



Truth table

CLK	J	K	Q_{n+1}
0	x	x	Q_n
1	0	0	Q_n
1	0	1	0
1	1	0	1


$Q_n \rightarrow \text{toggle}$

Excitation table

Q_n	Q_{nm}	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0


Characteristic table

Q_n	J	K	Q_{n+1}	$\oplus \text{Clk} = 0$ memory
0	0	0	0	$\text{Clk} = 1, J=1, K=0, Q=1, \bar{Q}=0$
0	0	1	0	$\text{Clk} = 1, J=0, K=1, Q=0, \bar{Q}=1$
1	1	0	1	$\text{Clk} = 1, J=1, K=1$
1	1	1	1	
1	0	0	1	
1	0	1	0	
1	1	0	1	
1	1	1	0	




T-flip flop

In T flip flop "T" defines the term "toggle".



Truth table

		previous		Next	
	T	Q'	Q	Q'	Q
0	0	1	0	1	0
0	1	0	1	0	1
1	0	1	1	1	0
1	1	0	0	0	1



toggle
T.T for T. FF

CLK	T	Q _{n+1}
0	X	Q _n {memory}
0	0	Q _n
1	1	Q _n toggle
1	0	Q _n

char. Table

Q _n	T	Q _{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

odd 1's
detector
X-OR

Excitation table

Q _n	Q _{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Diagram: (rising edge)

