


De multiplexer

It is a combinational circuit, that performs the reverse operation of Multiplexer. It has single input, n selection lines and maximum of 2^n outputs. The input will be connected to one of these outputs based on the values of selection lines.

- A De-mux has:
- (i) N control inputs
 - (ii) 1 data input
 - (iii) 2^n output




Truth table: 1x4 De-mux:

Selection inputs		Outputs			
S_1	S_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

$$Y_3 = S_1 S_0 I, \quad Y_2 = S_1 S_0' I$$


$$Y_1 = S_1' S_0 I, \quad Y_0 = S_1' S_0' I$$






H.W

Implement 1x8 De-mux:

Input			Output							
S_2	S_1	S_0	Y_7	Y_6	Y_5	Y_4	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0




Sequential LogicSequential circuitLatches

Latch using NAND Gate

There are two type of Latches

- ① S-R Latches
- ② D-Latches

S-R Latches using NAND-Gate



Logic diagram

S	R	Q	Q'
1	0	0	1
1	1	0	1
0	1	1	0
1	1	1	0
0	0	1	1

after $S=1, R=0$

after $S=0, R=1$

S-R flip-flop


- ① on the triggering edge of the clock-pulse
- ② $S = \text{High}$ and $R = \text{Low} \rightarrow \text{set state}$
- ③ $R = \text{High}$ and $S = \text{Low} \rightarrow \text{reset state}$
- ④ both inputs Low \rightarrow no change
- ⑤ both inputs High \rightarrow Invalid

S	R	CLK	$Q(t+1)$	comments
0	0	X	$Q(t)$	no change
0	1	\uparrow	0	Reset
1	0	\uparrow	1	Set
1	1	\uparrow	?	Invalid

X = Irrelevant ("don't care")

\uparrow = clock transition low to high

Clocked S-R Flip-flop



Truth table:

clk	S	R	Q_{n+1}
0	x	x	$Q_n \Rightarrow P.S$
1	0	0	$Q_n \Rightarrow (\text{memory})$
1	0	1	0
1	1	0	1
1	1	1	Invalid

Characteristic Table

clk = 1

Q_n	S	R	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X

Excitation table


Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

$Q_n \backslash SR$	00	01	11	10
0	0	0	X	1
1	1	0	X	1


II

$$Q_{n+1} = I + \overline{I}I$$

$$Q_n = S + Q_n \overline{R}$$



D-Flip-flop



Truth table



CLK	D	Q _{n+1}
0	X	Q _n
1	0	0
1	1	1

Char. Table


Q _n	D	Q _{n+1}
0	0	0
0	1	1
1	0	0
1	1	1

Excitation table

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1



JK flip flop



Truth table:

clk	J	K	Q_{n+1}
0	x	x	Q_n (memory)
1	0	0	Q_n (memory)
1	0	1	0
1	1	0	1
1	1	1	$Q_n \rightarrow \text{toggle}$

Excitation table

Q_n	Q_{n+1}	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

characteristic table


Q_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

• CLK = 0 memory

CLK = 1 J = 1, K = 0, Q = 1, \bar{Q} = 0


CLK = 1 J = 0, K = 1, Q = 0, \bar{Q} = 1

CLK = 1, J = 1, K = 1




T-flip flop

In T flip flop "T" defines the term "toggle"



Truth table

	previous		Next	
T	Q	\bar{Q}	Q	\bar{Q}
0	0	1	0	1
0	1	0	1	0
1	0	1	1	0
1	1	0	0	1



T.T for T. FF

CLK	T	Q_{n+1}
0	X	Q_n memory
1	0	Q_n
1	1	\bar{Q}_n toggle

cha. Table

Q_n	T	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

odd 1's
detector
X-OR

Excitation table

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Diagram: (rising edge)

