

Encoder:

A circuit that performs the inverse operation of a decoder.

It have 2^n input lines and n output lines.

if

$$n = 1$$

<u>input</u>	<u>output</u>
$2^1 = 2$	1
$2^2 = 4$	2
$2^4 = 8$	4

example of 8×3 encoder:

D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	X	Y	Z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

$$Z = D_1 + D_3 + D_5 + D_7$$

$$Y = D_2 + D_3 + D_6 + D_7$$

$$X = D_4 + D_5 + D_6 + D_7$$

Decoder:

A circuit that converts binary information from n input lines to a maximum of 2^n unique output lines.

** The output may have fewer than 2^n .

<u>input (2^n)</u>	<u>output (max 2^n)</u>
2	max 4
4	max 16

example 3x8 line decoder:

X	Y	Z	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	0	1	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	0	1
1	1	1	0	0	0	0	0	0	0	1

$$D_0 = \bar{X} \cdot \bar{Y} \cdot \bar{Z}$$

$$D_1 = \bar{X} \cdot \bar{Y} \cdot Z$$

$$D_2 = \bar{X} \cdot Y \cdot \bar{Z}$$

$$D_3 = \bar{X} \cdot Y \cdot Z$$

$$D_4 = X \cdot \bar{Y} \cdot \bar{Z}$$

$$D_5 = X \cdot \bar{Y} \cdot Z$$

$$D_6 = X \cdot Y \cdot \bar{Z}$$


$$D_7 = X \cdot Y \cdot Z$$

2x4 Line Decoder with enable:

Here E=1: disabled

Input			Output			
E	A	B	D ₀	D ₁	D ₂	D ₃
1	x	x	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

Circuit Diagram:



Priority Encoder:


Priority encoder is a circuit, if two or more inputs are equal to 1 at the same time, the input having the highest priority will take precedence.

$$D_3 > D_2 > D_1 > D_0$$

Truth table:

Input			Output			
0	0	0	0	X	X	0
1	0	0	0	0	0	1
x	1	0	0	0	1	1
x	x	1	0	1	0	1
x	x	x	1	1	1	1
D ₀	D ₁	D ₂	D ₃	X	Y	V

→ 0 = no valid input



$D_3 D_2$	$D_3 D_2$	00	01	11	10
$D_3 D_2$	$D_3 D_2$	00	01	11	10
00	00	X	1	1	1
01	01	0	1	1	1
11	11	0	1	1	1
10	10	0	2	2	2

$$X = D_3 + D_2$$


$D_3 D_2$	$D_3 D_2$	00	01	11	10
$D_3 D_2$	$D_3 D_2$	00	01	11	10
00	00	0	1	1	1
01	01	1	0	1	1
11	11	X	1	1	1
10	10	1	1	1	1

$$V = D_1 + D_0 + D_3 + D_2$$

Multiplexers :

- * multiplexer is a combinational circuit that has maximum 2^n data inputs, one selection line.

- * One of these data input will connect to the output based on the value of selection line.



$D_3 D_2$	$D_3 D_2$	00	01	11	10
$D_3 D_2$	$D_3 D_2$	00	01	11	10
00	00	X	1	1	0
01	01	1	2	2	0
11	11	1	1	2	0
10	10	0	1	2	0

$$Y = D_3 + D_1 \bar{D}_2$$


Selection Lines		Output
S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$

De-Multiplexer:


De multiplexer has

- * n control inputs
- * 1 data input
- * 2^n Output.




Data Input	Selection Input		Outputs			
I	S_1	S_0	Y_3	Y_2	Y_1	Y_0
I	0	0	0	0	0	I
I	0	1	0	0	I	0
I	1	0	0	I	0	0
I	1	1	I	0	0	0

$$Y_0 = \bar{S}_1 \bar{S}_0 I \quad Y_1 = \bar{S}_1 S_0 I \quad Y_2 = S_1 \bar{S}_0 I \quad Y_3 = S_1 S_0 I$$




1×8 demultiplexer using 2×4 multiplexers



$$F(p, q, r, d) = \{2, 3, 4, 11, 12, 13, 14, 15\}$$


A	B	C	D	F
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	2	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1



11-05-23


* Combinational circuit does not contain memory element.

Sequential circuit contains memory element.



Latch:


④ SR Latch:



Characteristic table:

S	R	Q	\bar{Q}
0	0	memory	memory
1	0	1	0
0	1	0	1
1	1	Invalid	Invalid


④ S-R Latch with enable:



En	S	\bar{S}	Q	\bar{Q}
0	x	x	no change	no change
1	0	0	no change	no change
1	0	1	0	1
1	1	0	1	0
1	1	1	Invalid	Invalid

QUESTION

D-Latch:



F_n D

0 X


No change

1 0 0

1 1 1

Flip-Flop:

S-R Flip Flop



S=0 output Q=0

S=1 " 1 " 1

Excitation table

Q _n	Q _{n+1}	S R
0	0	0 X
0	1	1 0
1	0	0 1
1	1	X 0

Characteristic Table

~~Q_{n+1}~~ Q_n S R Q_{n+1}

0 0 0 0 0

0 0 1 0 0

0 1 0 1 1

0 1 1 1 X

1 0 0 0 1


1 0 1 1 0

1 1 0 0 1


1 1 1 1 X

16-05-23

Timing diagram of R,S-Flip Flop



D Flip Flop:




characteristic table

D	Q	D	Q(n+1)
0	0	0	0
0	1	1	1
1	0	0	0
1	1	1	1


excitation table:

Q_n	$Q_{(n+1)}$	P
0	0	0
0	1	2
1	0	0
1	1	1

Timing diagram:



JK Flip Flop:




characteristic table

J	K	Q(n+1)
0	0	0
0	1	0
0	0	1
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

Excitation table


Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Timing diagram:



18-05-23

T-Flip flop



T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

T	Q_{n+1}
0	Hold
1	Toggle

excitation table



Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	2
1	1	0

JK flip flop using D

exitation table of JK

Q_n	D	Q_{n+1}	J	K
0	0	0	0	X
0	1	1	1	X
1	0	0	X	1
1	1	1	X	0

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0




$$K = \bar{D}$$

SR flip flop using D

Q_n	D	Q_{n+1}	S	R
0	0	0	0	X
0	1	1	1	0
1	0	0	0	1
1	1	1	X	0

SR-exitation table

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0



$$S = D$$

$$R = \bar{D}$$

20-05-23

counter

Counter is a sequential circuit.

There are two types of counters

01. Asynchronous counter.

02. Synchronous counter.

Asynchronous : Flip Flops are not clocked simultaneously.


Synchronous : Flip Flops are clocked simultaneously.




up counter : $0 \rightarrow 1, \rightarrow 2, \rightarrow 3, \dots$

Down counter : $7, 6, 5, 4, \dots 0$

3 bit Asynchronous Up counter:





Decimal value

Q_c	Q_B	Q_A	Decimal value
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7
0	0	0	0


$n = \text{no of } Q_{\text{out}}$

$$2^n = 2^3 = 8$$

$$\text{max count} = 2^n - 1 = 8 - 1$$

$\therefore = 7$

3 bit Synchronous counter:



Present State			Next State				Q ₀		Q ₁		J ₀	
Q ₂	Q ₁	Q ₀	Q ₂	Q ₁	Q ₀	J ₂	J ₁	J ₀	J ₂	J ₁	J ₀	
0	0	0	0	0	1	0	x	0	x	1	x	
0	0	1	0	1	0	0	x	1	x	1	x	
0	1	0	0	1	1	0	x	0	1	x	1	
0	1	1	1	0	0	1	x	1	x	1	x	
1	0	0	1	0	1	x	0	0	x	1	x	
1	0	1	1	1	0	x	0	1	x	1	x	
1	1	0	0	0	0	x	0	x	0	x	0	
1	1	1	0	0	0	x	1	x	1	x	1	

$$J_0 = \sum 0, 2, 4, 6 + d \sum 1, 3, 5, 7$$

$$k_1 = \sum 3, 7 + d \sum 0, 1, 4, 5$$

Q ₂ Q ₀		00	01	11	10
Q ₂	Q ₀	0	x	x	1
0	1	1	x	x	1
1	0	0	x	x	1

$$j_0 = 1$$

$$k_0 = \sum 1, 3, 5, 7 + d \sum 0, 2, 4, 6$$

$$k_1 = Q_0$$

Q ₂ Q ₀		00	01	11	10
Q ₂	Q ₀	0	x	1	1
0	1	x	1	1	x
1	0	0	x	1	x

$$k_0 = 1$$

$$J_1 = \sum 1, 5 + d \sum 2, 3, 6, 7$$

$$J_2 = \sum 3, 7 + d \sum 4, 5, 6, 7$$

Q ₂ Q ₀		00	01	11	10
Q ₂	Q ₀	0	1	x	x
0	1	0	1	x	x
1	0	1	x	x	0

$$J_1 = Q_0$$

Q ₂ Q ₀		00	01	11	10
Q ₂	Q ₀	0	x	1	x
0	1	x	x	x	1
1	0	x	x	x	1

$$J_2 = Q_0 Q_1$$


$$k_2 = \sum 0, 7, 8, 9 + d \sum 0, 1, 2, 3$$

$$Q_2 Q_0$$

Q ₂ Q ₀		00	01	11	10
Q ₂	Q ₀	0	x	x	x
0	1	x	x	x	1
1	0	x	x	x	1

$$k_2 = Q_0 Q_1$$

HW 0, 2, 4, 5 C2



Q_2	Q_1	Q_0	$0 \ 0 \ 1$	J_2	k_2	J_1	k_1	J_0	k_0
0	0	0	1 0 0	x	x	0	x	1	x
0	0	1	1 0 0	1	x	0	x	x	1
0	1	0	x x x	x	x	x	x	x	x
0	1	1	x x x	x	x	x	x	x	x
1	0	0	1 0 1	x	0	0	x	1	x
1	0	1	1 1 0	x	0	1	x	x	1
1	1	0	1 1 1	x	0	x	0	1	x
1	1	1	0 0 0	x	1	x	1	x	1

(Q) Difference between Synchronous and counter.

* Asynchronous counter.

Synchronous counter:

1. There is no connection between output of first flip flop and clock of next flip flop.
2. Flip Flops are clocked simultaneously.
3. Circuit becomes complicated as number of state increases.
4. Speed is high as clock is given at a same time.

Asynchronous counter:


1. Flip Flop are connected in such a way that output first flip flop drives the clock of next flip flop.
2. Flip Flops are not clocked simultaneously.
3. Circuit is simple for more number of states.
4. Speed is slow as the clock is propagated through number of stages.

Determine MOD 6 Asynchronous ^{down} counter.


$$2^n = m$$

$$\Rightarrow 2^2 = 4 \Rightarrow 2^3 = 8$$

We will need 3 Flip Flop



Q_2	Q_1	Q_0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
0	0	0



Determine MOD 6 Counter Synchronous

Present State			Next state								
Q_A	Q_B	Q_C	Q_{A+1}	Q_{B+1}	Q_{C+1}	J_A	K_A	J_B	K_B	J_C	K_C
0	0	0	0	0	1	0	x	0	x	1	x
0	0	1	0	1	0	0	x	1	x	x	1
0	1	0	0	1	1	0	x	x	0	1	x
0	1	1	1	0	0	1	x	x	1	x	1
1	0	0	1	0	1	x	0	0	x	1	x
1	0	1	0	0	0	x	1	0	x	x	1
1	1	0	x	x	x	x	x	x	x	x	x
1	1	1	x	x	x	x	x	x	x	x	x

$$J_A = \sum m(3) + d(4, 5, 6, 7)$$

$$J_B = Q_B Q_C$$

$$K_A = \sum m(5) + d(1, 2, 3, 6, 7)$$

$$K_B = Q_C$$

$$J_B = \sum m(1) + d(2, 3, 6, 7)$$

$$J_B = \overline{Q_A} Q_C$$

$$K_B = \sum m(3) + d(0, 1, 4, 5, 6, 7)$$

$$K_B = Q_C$$

$Q_A Q_C$		00	01	11	10
Q_B	0	0	1	1	0
1	1	x	x	(x)	x

$Q_B Q_C$		00	01	11	10
Q_A	0	x	x	1	1
1	1	x	x	x	x

$Q_A Q_B$		00	01	11	10
Q_C	0	x	x	1	1
1	1	x	y	x	x

$$J_C = \sum m(0, 2, 4) + d(1, 3, 5, 6, 7)$$

$$J_C = 2$$

0	x	x	1
1	x	y	x

$$K_C = \sum m(1, 3, 5) + d(0, 2, 4, 6)$$

$$K_C = 1$$

x	1	1	x
x	1	x	y

Characteristic table
JK FF

Q_n	Q_{n+1}	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

06-06-23

ROM

Rom size $2^n \times m$

n = input

m = output

1K = 2^{10} bytes

1M = 2^{20}

1G = 2^{30}

1T = 2^{40}

2 M word

= ~~2²¹~~

= 2×2^{20}

= 21

PROM \neq PAL / PLA


32 + 8 ROM

32 x 8

= $2^5 \times 8$

5 input

8 output




~~ROM~~

$$F_1 = \sum (0, 3, 4, 7)$$

$$F_2 = \sum_m (1, 2, 5, 7)$$

ROM



PLA

$$F_1 = \sum_m (0, 3, 4, 7)$$

A \ B \ C

1	0	1	0
1	0	1	0


$$F_2 = \bar{B}C + BC$$

$$F_2 = \sum_m (1, 2, 5, 7)$$


A \ B \ C

0	1	0	1
0	1	1	0

$$F_2 = \bar{B}\bar{C} + BC + \bar{A}B\bar{C}$$



PAL



A	B	$A > B$	$A = B$	$A < B$
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

$$A > B = A \bar{B}$$

$$A < B = B \bar{A}$$

$$A = B = \bar{A} \bar{B} + A B$$

