

Habib University



Dhanani School of Science and Engineering

CE/CS 321/330 Computer Architecture

Final Lab Project

**5-Stage Pipelined Processor To Execute A
Single Array Sorting Algorithm**

Group Members

Owais Aijaz (oa07610)

Muhammad Khubaib Mukaddam (mk07218)

Contents

1	Introduction	3
2	Task 1 - Sorting Algorithm on a Single Cycle Processor	3
2.1	Bubble Sort Assembly Code	3
2.2	Bubble Sort Python Code	4
3	Changes to Single Cycle Processor	5
3.1	Instruction Memory	5
3.2	Data Memory	9
3.3	Changes to Control Unit	10
3.4	Changes to ALU Control Unit	12
3.5	Changes to ALU	13
3.6	Results for Single Cycle Pipeline	14
4	Task 2 - Introducing Pipeline Stages	15
4.1	Stage 1 - Instruction Fetch (IF)	17
4.2	Stage 2 - Instruction Decode (ID)	17
4.3	Stage 3 - Execution (EX)	19
4.4	Stage 4 - Memory Access (MEM)	20
5	Task 3 - Circuitry to Detect Hazards	21
5.1	Forwarding Unit	21
5.2	Hazard Detection Unit	23
5.3	Result for the Hazard Detection unit	26
6	Comparison between Pipelined and non-Pipelined Single Cycle Processor	26
7	Task Division	26
8	Final Comments	27
9	Challenges	27
10	Github Repository	27

1 Introduction

The goal of this project is to create a five-stage pipelined processor that can run a single array sorting algorithm. Verilog HDL is used to design the processor, and RISC-V assembly language is used to write the sorting algorithm. We first implemented the sorting algorithm on a single-cycle processor, which is then converted into a pipelined one. We also implemented the forwarding unit and hazard detection module to speed up the execution as much as possible. The report is divided into sections for each task that we were required to complete in accordance with the project's criteria.

2 Task 1 - Sorting Algorithm on a Single Cycle Processor

2.1 Bubble Sort Assembly Code

```
1      addi x11 , x0 , 6           # an arbitrary value to
      append in array
2      addi x29 , x0 , 6           # initializing size of
      the array to be 6
3      addi x30 , x0 , 0           # initializing offset to
      store values inarray after one another
4      addi x31 , x0 , 0           # initializing i = 0 to
      loop through array to enter values .
5      addi x28 , x0 , 6           # temporary reg for
      checking length
6
7      #The code below is to initialize random values in the
      array
8      Array:
9      sw x11 , 0x100 ( x30 )      # store values in array
10     addi x31 , x31 , 1          # performs i = i + 1
11     addi x30 , x30 , 8          # offset + 4 to jump to
      next memory address to store value
12     addi x11 , x11 , -1         # subtracting 1 to add
      next value inarray (6 ->5 ->4....)
13     beq x28 , x31 , filled      # if i = size of array ,
      stop .
14     beq x0 , x0 , Array
15
16     filled:
17     addi x11 , x0 , 6
18     addi x30 , x0 , 0 #i
19
20     I_Loop:                   # Code for i loop
21     beq x11 , x30 , Exit        # if i = size of array ,
      array hasbeen sorted
```

```

22  sub x20, x11, x30          # x20 is (n-i)
23  addi x20, x20, -1         # x20 is (n-i-1)
24  addi x31, x0, 0           # j = 0 (for j loop )
25  addi x23, x0, 0
26  addi x30, x30, 1
27
28  J_Loop:                    # Code below is for
    nested j loop
29  beq x31, x20, I_Loop      # j = n-i-1
30  addi x31, x31, 1
31  addi x24, x23, 8
32  lw x15, 0x100(x23)        # load Array [j]
33  lw x16, 0x100(x24)        # load Array [j+1]
34  blt x16, x15, SWAP        # if Array [j] < Array [
    j+1 ]
35  beq x0, x0, J_Loop
36
37  SWAP:                      # Code for swapping
38  sw x16, 0x100(x23)        # [j] = [j+1]
39  sw x15, 0x100(x24)        # [j+1] = [j]
40  addi x23, x23, 8
41  beq x0, x0, J_Loop
42
43  Exit:

```

Listing 1: Bubble Sort Assembly code

2.2 Bubble Sort Python Code

```

1  def bubbleSort(array):
2
3      # loop to access each array element
4      for i in range(len(array)):
5
6          # loop to compare array elements
7          for j in range(0, len(array) - i - 1):
8
9              # compare two adjacent elements
10             if array[j] > array[j + 1]:
11
12                 # swapping elements if not in the intended order
13                 temp = array[j]
14                 array[j] = array[j+1]
15                 array[j+1] = temp

```

Listing 2: Bubble Sort Python Code (Taken from GeeksforGeeks)

3 Changes to Single Cycle Processor

In task1, we employed the codes made in our Lab 11 and modified them to carry out the bubbleSort algorithm. This algorithm included making an array of size 6 in descending order first i.e. the worst case; and then sorting it to the ascending order by executing one instruction in one cycle.

3.1 Instruction Memory

```
1  module Instruction_Memory
2  (
3      input [63:0] Inst_Address,
4      output reg [31:0] Instruction
5  );
6      reg [7:0] inst_mem [124:0];
7      integer i;
8
9      initial
10     begin
11         //0x00600593
12         inst_mem[0] = 8'b10010011;
13         inst_mem[1] = 8'b00000101;
14         inst_mem[2] = 8'b01100000;
15         inst_mem[3] = 8'b00000000;
16
17         //0x00600e93
18         inst_mem[4] = 8'b10010011;
19         inst_mem[5] = 8'b00001110;
20         inst_mem[6] = 8'b01100000;
21         inst_mem[7] = 8'b00000000;
22
23         //0x00000f13
24         inst_mem[8] = 8'b00010011;
25         inst_mem[9] = 8'b00001111;
26         inst_mem[10] = 8'b00000000;
27         inst_mem[11] = 8'b00000000;
28
29         //0x00000f93
30         inst_mem[12] = 8'b10010011;
31         inst_mem[13] = 8'b00001111;
32         inst_mem[14] = 8'b00000000;
33         inst_mem[15] = 8'b00000000;
34
35         //0x00600e13
36         inst_mem[16] = 8'b00010011;
37         inst_mem[17] = 8'b00001110;
38         inst_mem[18] = 8'b01100000;
39         inst_mem[19] = 8'b00000000;
40     end
```

```

41 //0x10bf2023
42 inst_mem[20] = 8'b00100011;
43 inst_mem[21] = 8'b00100000;
44 inst_mem[22] = 8'b10111111;
45 inst_mem[23] = 8'b00010000;
46
47 //0x001f8f93
48 inst_mem[24] = 8'b10010011;
49 inst_mem[25] = 8'b10001111;
50 inst_mem[26] = 8'b00011111;
51 inst_mem[27] = 8'b00000000;
52
53 //0x008f0f13
54 inst_mem[28] = 8'b00010011;
55 inst_mem[29] = 8'b00001111;
56 inst_mem[30] = 8'b10001111;
57 inst_mem[31] = 8'b00000000;
58
59 //0xfff58593
60 inst_mem[32] = 8'b10010011;
61 inst_mem[33] = 8'b10000101;
62 inst_mem[34] = 8'b11110101;
63 inst_mem[35] = 8'b11111111;
64
65 //0x01fe0463
66 inst_mem[36] = 8'b01100011;
67 inst_mem[37] = 8'b00000100;
68 inst_mem[38] = 8'b11111110;
69 inst_mem[39] = 8'b00000001;
70
71 //0xfe0006e3
72 inst_mem[40] = 8'b11100011;
73 inst_mem[41] = 8'b00000110;
74 inst_mem[42] = 8'b00000000;
75 inst_mem[43] = 8'b11111110;
76
77 //0x00600593
78 inst_mem[44] = 8'b10010011;
79 inst_mem[45] = 8'b00000101;
80 inst_mem[46] = 8'b01100000;
81 inst_mem[47] = 8'b00000000;
82
83 //0x00000f13
84 inst_mem[48] = 8'b00010011;
85 inst_mem[49] = 8'b00001111;
86 inst_mem[50] = 8'b00000000;
87 inst_mem[51] = 8'b00000000;
88
89 //0x05e58263
90 inst_mem[52] = 8'b01100011;

```

```

91     inst_mem[53] = 8'b10000010;
92     inst_mem[54] = 8'b11100101;
93     inst_mem[55] = 8'b00000101;
94
95     //0x00000b93
96     inst_mem[56] = 8'b10010011;
97     inst_mem[57] = 8'b00001011;
98     inst_mem[58] = 8'b00000000;
99     inst_mem[59] = 8'b00000000;
100
101     //0x00000f93
102     inst_mem[60] = 8'b10010011;
103     inst_mem[61] = 8'b00001111;
104     inst_mem[62] = 8'b00000000;
105     inst_mem[63] = 8'b00000000;
106
107     //0xfffa0a13
108     inst_mem[64] = 8'b00010011;
109     inst_mem[65] = 8'b00001010;
110     inst_mem[66] = 8'b11111010;
111     inst_mem[67] = 8'b11111111;
112
113     //0x41e58a33
114     inst_mem[68] = 8'b00110011;
115     inst_mem[69] = 8'b10001010;
116     inst_mem[70] = 8'b11100101;
117     inst_mem[71] = 8'b01000001;
118
119     //0x001f0f13
120     inst_mem[72] = 8'b00010011;
121     inst_mem[73] = 8'b00001111;
122     inst_mem[74] = 8'b00011111;
123     inst_mem[75] = 8'b00000000;
124
125     //0xff4f84e3
126     inst_mem[76] = 8'b11100011;
127     inst_mem[77] = 8'b10000100;
128     inst_mem[78] = 8'b01001111;
129     inst_mem[79] = 8'b11111111;
130
131     //0x001f8f93
132     inst_mem[80] = 8'b10010011;
133     inst_mem[81] = 8'b10001111;
134     inst_mem[82] = 8'b00011111;
135     inst_mem[83] = 8'b00000000;
136
137     //0x008b8c13
138     inst_mem[84] = 8'b00010011;
139     inst_mem[85] = 8'b10001100;
140     inst_mem[86] = 8'b10001011;

```

```

141     inst_mem[87] = 8'b00000000;
142
143     //0x100ba783
144     inst_mem[88] = 8'b10000011;
145     inst_mem[89] = 8'b10100111;
146     inst_mem[90] = 8'b00001011;
147     inst_mem[91] = 8'b00010000;
148
149     //0x100c2803
150     inst_mem[92] = 8'b00000011;
151     inst_mem[93] = 8'b00101000;
152     inst_mem[94] = 8'b00001100;
153     inst_mem[95] = 8'b00010000;
154
155     //0x00f84463
156     inst_mem[96] = 8'b01100011;
157     inst_mem[97] = 8'b01000100;
158     inst_mem[98] = 8'b11111000;
159     inst_mem[99] = 8'b00000000;
160
161     //0xfe0004e3
162     inst_mem[100] = 8'b11100011;
163     inst_mem[101] = 8'b00000100;
164     inst_mem[102] = 8'b00000000;
165     inst_mem[103] = 8'b11111110;
166
167     //0x110ba023
168     inst_mem[104] = 8'b00100011;
169     inst_mem[105] = 8'b10100000;
170     inst_mem[106] = 8'b00001011;
171     inst_mem[107] = 8'b00010001;
172
173     //0x10fc2023
174     inst_mem[108] = 8'b00100011;
175     inst_mem[109] = 8'b00100000;
176     inst_mem[110] = 8'b11111100;
177     inst_mem[111] = 8'b00010000;
178
179     //0x008b8b93
180     inst_mem[112] = 8'b10010011;
181     inst_mem[113] = 8'b10001011;
182     inst_mem[114] = 8'b10001011;
183     inst_mem[115] = 8'b00000000;
184
185     //0xfc000ce3
186     inst_mem[116] = 8'b11100011;
187     inst_mem[117] = 8'b00001100;
188     inst_mem[118] = 8'b00000000;
189     inst_mem[119] = 8'b11111100;
190

```



```

191 //06400413
192 inst_mem[120] = 8'b00010011;
193 inst_mem[121] = 8'b00000100;
194 inst_mem[122] = 8'b01000000;
195 inst_mem[123] = 8'b00000110;
196 end
197
198 always @(Inst_Address)
199 begin
200     Instruction={inst_mem[Inst_Address+3],inst_mem[
                Inst_Address+2],inst_mem[Inst_Address+1],inst_mem
                [Inst_Address]};
201 end
202 endmodule

```

Listing 3: Changes to Instruction Memory

3.2 Data Memory

```

1  module Data_Memory
2  (
3      input [63:0] Mem_Addr,
4      input [63:0] Write_Data,
5      input clk, MemWrite, MemRead,
6      output reg [63:0] Read_Data,
7      output reg [7:0] element1,
8      output reg [7:0] element2,
9      output reg [7:0] element3,
10     output reg [7:0] element4,
11     output reg [7:0] element5,
12     output reg [7:0] element6
13 );
14     reg [7:0] DataMemory [304:0];
15     integer i;
16     initial
17     begin
18         for (i = 0; i < 300; i = i + 1)
19         begin
20             DataMemory[i] = 0;
21         end
22         DataMemory[256] = 8'd32;
23         DataMemory[264] = 8'd24;
24         DataMemory[272] = 8'd62;
25         DataMemory[280] = 8'd59;
26         DataMemory[288] = 8'd0;
27     end
28
29     always @ (*)
30     begin

```

```

31         if (MemRead)
32         begin
33             assign Read_Data = {DataMemory[Mem_Addr+7],
                                   DataMemory[Mem_Addr+6],DataMemory[
                                   Mem_Addr+5],DataMemory[Mem_Addr+4],
                                   DataMemory[Mem_Addr+3],DataMemory[
                                   Mem_Addr+2],DataMemory[Mem_Addr+1],
                                   DataMemory[Mem_Addr]};
34         end
35
36         assign element1 = DataMemory[256];
37         assign element2 = DataMemory[264];
38         assign element3 = DataMemory[272];
39         assign element4 = DataMemory[280];
40         assign element5 = DataMemory[288];
41         assign element6 = DataMemory[296];
42
43     end
44
45     always @ (posedge clk)
46     begin
47         if (MemWrite)
48         begin
49             DataMemory[Mem_Addr] = Write_Data[7:0];
50             DataMemory[Mem_Addr+1] = Write_Data[15:8];
51             DataMemory[Mem_Addr+2] = Write_Data[23:16];
52             DataMemory[Mem_Addr+3] = Write_Data[31:24];
53             DataMemory[Mem_Addr+4] = Write_Data[39:32];
54             DataMemory[Mem_Addr+5] = Write_Data[47:40];
55             DataMemory[Mem_Addr+6] = Write_Data[55:48];
56             DataMemory[Mem_Addr+7] = Write_Data[63:56];
57         end
58     end
59 endmodule

```

Listing 4: Changes to Data Memory

3.3 Changes to Control Unit

We made changes in the Control Unit module to incorporate branch instructions. In which, we specified the values of control signals based on their opcode. Given that both instructions require jumping to a specific memory address without any reading or writing, the opcode for beq and blt is the same, as are their signals.

```

1     module Control_Unit
2     (
3         input [6:0] Opcode,

```

```

4      output reg Branch, MemRead, MemtoReg, MemWrite, ALUSrc,
5          RegWrite,
6      output reg [1:0] ALUOp
7  );
8
9      always @ (Opcode)
10     begin
11         case (Opcode)
12             7'b0110011: //R type (51)
13                 begin
14                     Branch = 0;
15                     MemRead = 0;
16                     MemtoReg = 0;
17                     MemWrite = 0;
18                     ALUSrc = 0;
19                     RegWrite = 1;
20                     ALUOp = 2'b10;
21                 end
22             7'b0000011: //ld (3)
23                 begin
24                     Branch = 0;
25                     MemRead = 1;
26                     MemtoReg = 1;
27                     MemWrite = 0;
28                     ALUSrc = 1;
29                     RegWrite = 1;
30                     ALUOp = 2'b00;
31                 end
32             7'b0010011: //addi (19)
33                 begin
34                     Branch = 0;
35                     MemRead = 0;
36                     MemtoReg = 0;
37                     MemWrite = 0;
38                     ALUSrc = 1;
39                     RegWrite = 1;
40                     ALUOp = 2'b00;
41                 end
42             7'b0100011: // I type SD (35)
43                 begin
44                     Branch = 0;
45                     MemRead = 0;
46                     MemtoReg = 1'bx;
47                     MemWrite = 1;
48                     ALUSrc = 1;
49                     RegWrite = 0;
50                     ALUOp = 2'b00;
51                 end
52             7'b1100011: //SB type blt and beq 99

```

```

53         begin
54             Branch = 1;
55             MemRead = 0;
56             MemtoReg = 1'bx;
57             MemWrite = 0;
58             ALUSrc = 0;
59             RegWrite = 0;
60             ALUOp = 2'b01;
61         end
62     default:
63         begin
64             ALUSrc = 1'b0;
65             MemtoReg = 1'b0;
66             RegWrite = 1'b0;
67             MemRead = 1'b0;
68             MemWrite = 1'b0;
69             Branch = 1'b0;
70             ALUOp = 2'b00;
71         end
72     endcase
73 end
74 endmodule

```

Listing 5: Changes to Control Unit

3.4 Changes to ALU Control Unit

ALU Control, which creates the 4-bit ALU Control input, had to be modified to incorporate branch type operations. The 4 bit Func Field and a 2-bit ALUOp are inputs to the control unit. The output is a 4-bit signal that, depending on Func and the ALUOp field, selects one of the six operations to be executed in our example, directly controlling the ALU. According to ALUOp, the operation that has to be carried out will either be add (00) for loads and stores or will be determined by the operation that is encoded in the funct7 and funct3 fields (10, 01). When ALUOp was "01," that is, when there was a branch type instruction, we added an additional case structure.

```

1 module ALU_Control
2 (
3     input [1:0] ALUOp,
4     input [3:0] Funct,
5     output reg [3:0] Operation
6 );
7
8     always @(*)
9     begin
10         case(ALUOp)
11         2'b00:

```

```

12     begin
13         Operation = 4'b0010;
14     end
15     2'b01:                                     // branch type
        instructions
        begin
16             case(Funct[2:0])
17             3'b000:                             // beq
18                 begin
19                     Operation = 4'b0110; // subtract
20                 end
21             3'b100:                             // blt
22                 begin
23                     Operation = 4'b0100; // less than operation
24                 end
25             endcase
26         end
27
28
29
30     2'b10:
31     begin
32         case(Funct)
33         4'b0000:
34             begin
35                 Operation = 4'b0010;
36             end
37         4'b1000:
38             begin
39                 Operation = 4'b0110;
40             end
41         4'b0111:
42             begin
43                 Operation = 4'b0000;
44             end
45         4'b0110:
46             begin
47                 Operation = 4'b0001;
48             end
49         endcase
50     end
51 endcase
52 end
53 endmodule

```

Listing 6: Changes to ALU Control Unit

3.5 Changes to ALU

We modified our ALU to execute correct branch results. If first value is less than second value, Result is set to '0'. Similar to the beq instruction, '0' would

be assigned to Zero if $\text{Result} == 0$. This eliminates the need for extra hardware modifications to check for additional branch type instructions. We implemented this according to the RISC-V processor where result from ALU is anded with the branch signal. When selection line of mux is Branch & Zero, the PC is unconditionally replaced with $\text{PC} + 4$ when the Branch control signal is 0, and the branch target is replaced with the PC if the Zero output of the ALU is high.

```

1 module ALU_64_bit
2   (
3     input [63:0] a, b,
4     input [3:0] ALUOp,
5
6     output reg [63:0] Result,
7     output ZERO
8   );
9
10  localparam [3:0]
11  AND = 4'b0000,
12  OR  = 4'b0001,
13  ADD = 4'b0010,
14  Sub = 4'b0110,
15  NOR = 4'b1100,
16  Less = 4'b0100;
17
18  assign ZERO = (Result == 0);
19
20  always @ (ALUOp, a, b)
21  begin
22    case (ALUOp)
23      AND: Result = a & b;
24      OR:  Result = a | b;
25      ADD: Result = a + b;
26      Sub: Result = a - b;
27      NOR: Result = ~(a | b);
28      Less: Result = (a < b) ? 0 : 1;    //less than
                                           operation
29
30      default: Result = 0;
31    endcase
32  end
33
34 endmodule

```

Listing 7: Changes to ALU 64 bit

3.6 Results for Single Cycle Pipeline

Firstly, we build an array in the data memory by initializing 6 values in descending order.




Figure 1: Loading the set of inputs

Final sorted elements in the ascending order.



Figure 2: Final Sorted set of elements

4 Task 2 - Introducing Pipeline Stages

One issue with single cycle processor implementation is that the processor only executes one instruction at a time, which is wasteful. Only after that instruction is completed does execution of the next instruction start. It is immediately apparent how wasteful this would be and how much processing power it would spend given that the bulk of the components in our processors would be inactive. Because of this, we'll attempt to address it in this part by including pipelining into our single-cycle processor.

Pipelining would enable us to run many instructions simultaneously. The next section will go into more detail about how this works, but for now just think of it as one component working on one part of the instruction while the

other is working on a different part at the same time, boosting the effectiveness of the entire programme. Our Risc-V processor will have a five-stage pipeline that will enable it to process five instructions simultaneously. The following are the five stages we put into the processor:

1. IF: Instruction Fetch
2. ID: Instruction Decode
3. EX: Execution or address calculation
4. MEM: Data Memory Access
5. WB: Write back

We will be introducing four new registers to implement the pipelining stage and to make our program more efficient. These registers are as follows:

1. IF/ID register: This register will be used to store the instruction fetched in the IF stage and will be used in the ID stage.
2. ID/EX register: This register will be used to store the instruction decoded in the ID stage and will be used in the EX stage.
3. EX/MEM register: This register stores the result of the execution stage.
4. MEM/WB register: This register stores the result of the memory access stage.

The pipelining procedure is aided by these four recently introduced pipeline registers. These registers monitor each instruction's progress through the pipeline and enable the pipeline to process numerous instructions at once. By allowing the execution of many instructions in parallel, the utilisation of these registers enhances the processor's performance.

A pipeline that continuously moves forward and just provides and moves instructions would be great. With the pipeline that was explained to us, however, this is not the case. It can choose between the branch address from the MEM stage and the PC's incremented PC.

We will add a control line, a forwarding unit, and the four intermediate pipeline registers. To store the control lines that are passed from one stage to another, we extend these registers. These registers would be timed to the clock and would either flush on each positive edge or send the stored contents for additional processing.

Now let's examine the modifications made to the single cycle processor in order to incorporate pipelining. We shall describe each stage of the pipelining process separately, along with its importance, in order to clarify the adjustments that have been made.

4.1 Stage 1 - Instruction Fetch (IF)

The first action of our CPU is the instruction fetch (IF) stage. This step is in charge of reading the instruction from memory, as the name suggests. To accomplish this, it first uses the PC counter to determine the address of the instruction to be read, reads the instruction from the Instruction memory module, and then uses the IF/ID register to pass it to the following stage. If there is a problem, this also takes care of the jump address.

The following is the module used in the stage.

```
1 module IF_ID(  
2     input clk,  
3     input reset,  
4     input [31:0] instruction,  
5     input [63:0] PC_Out,  
6     input IF_write,  
7     output reg [31:0] IF_ID_instruction,  
8     output reg [63:0] IF_ID_PCOut  
9 );  
10  
11 always @(posedge clk or reset)  
12     begin  
13         if (reset == 1'b1)  
14             begin  
15                 IF_ID_instruction = 0;  
16                 IF_ID_PCOut = 0;  
17             end  
18         else if (clk==1 || IF_write == 1)  
19             begin  
20                 IF_ID_instruction = instruction;  
21                 IF_ID_PCOut = PC_Out;  
22             end  
23         end  
24 endmodule
```

Listing 8: IF/ID Register

4.2 Stage 2 - Instruction Decode (ID)

The second stage of our pipeline handles instruction decoding, register reading, and register writing. So, it starts by instructing the IF stage to fetch the instruction. The 32-bit instruction is passed on to the instruction parser and the data extractor module after being decoded and having its opcode, rd, rs1, and rs2 identified. The RegisterFile then reads the register contents or writes back to them. It should be noted that writing back requires signals from the MEM/WEB register, indicating that it is a right-to-left operation, but it doesn't stop programme flow.

```
1 module ID_EX(  
2     input clk,
```

```

3   input reset,
4   input branch,
5   input MemRead,
6   input MemtoReg,
7   input MemWrite,
8   input ALUSrc,
9   input RegWrite,
10  input [1:0] ALU_Op,
11  input [63:0] readdata1,
12  input [63:0] readdata2,
13  input [63:0] immediate,
14  input [63:0] pc_out,
15  input [4:0] rs1,
16  input [4:0] rs2,
17  input [4:0] rd ,
18  input [3:0] func,
19  output reg branch_out, MemRead_out, MemtoReg_out,
      MemWrite_out, ALUSrc_out, RegWrite_out,
20  output reg [1:0] ALU_Op_out,
21  output reg [63:0] readdata1_out, readdata2_out,
      immediate_out, pc_out_out,
22  output reg [4:0] rs1_out, rs2_out, rd_out ,
23  output reg [3:0] func_out
24  );
25
26  always @(*)
27  begin
28      if (reset==1'b1)
29      begin
30
31          branch_out = 0;
32          MemRead_out=0;
33          MemtoReg_out=0;
34          MemWrite_out=0;
35          ALUSrc_out=0;
36          ALU_Op_out=0;
37          RegWrite_out=0;
38          readdata1_out=0;
39          readdata2_out=0;
40          immediate_out=0;
41          pc_out_out=0;
42          rs1_out= 0;
43          rs2_out=0;
44          rd_out=0;
45          func_out=0;
46
47      end
48  else if (clk==1)
49  begin
50      MemRead_out=MemRead;

```

```

51     MemtoReg_out=MemtoReg;
52     MemWrite_out=MemWrite;
53     ALUsrc_out=ALUsrc;
54     ALUOp_out=ALUOp;
55     RegWrite_out=RegWrite;
56     readdata1_out=readdata1;
57     readdata2_out=readdata2;
58     immediate_out=immediate;
59     pc_out_out=pc_out;
60     rs1_out= rs1;
61     rs2_out=rs2;
62     rd_out=rd;
63     func_out=func;
64     end
65 end
66 endmodule

```

Listing 9: ID/EX Register

4.3 Stage 3 - Execution (EX)

The execution stage is the third stage in our workflow. The following two major tasks must be completed by this stage.

1. If the instruction is a branch instruction, the adder determines the offset value that must be added in order to determine the address of the subsequent location.
2. The ALU resides here, so all the operations are executed here.

After we acquired the ALUOp from the Instruction Decode register, which is the control line for the ALU, the value that is to be transmitted to the registers is controlled by the two MUX.

```

1 module EX_MEM(
2     input clk, reset,
3     input [4:0] rd,
4     input [63:0] write_data ,
5     //input branch_MUX,
6     input [63:0] ALU_result, PC_out,
7     input zero, branch, MemRead, MemWrite, RegWrite,
8     MemtoReg,
9     output reg [4:0] rd_out,
10    output reg [63:0] write_data_out,
11    output reg [63:0] ALU_result_out,
12    output reg zero_out, branch_out, MemRead_out,
13    MemWrite_out, RegWrite_out, MemtoReg_out,
14    output reg [63:0] PC_out_out,
15    output reg branch_MUX_out
16 );

```

```

15
16     always @(posedge clk ,posedge reset)
17         begin
18             if (reset==1)
19                 begin
20                     PC_out_out=0;
21                     rd_out = 0;
22                     branch_out=0;
23                     MemRead_out=0;
24                     MemWrite_out=0;
25                     RegWrite_out=0;
26                     MemtoReg_out=0;
27                     write_data_out=0;
28                     ALU_result_out = 0;
29                     branch_MUX_out=0;
30                     zero_out=0;
31                 end
32
33             else if (clk==1)
34                 begin
35                     PC_out_out=PC_out;
36                     rd_out=rd ;
37                     write_data_out=write_data;
38                     MemRead_out=MemRead;
39                     MemWrite_out=MemWrite;
40                     RegWrite_out= RegWrite ;
41                     MemtoReg_out=MemtoReg ;
42                     ALU_result_out=ALU_result ;
43                     branch_MUX_out=ALU_result ;
44                     zero_out= zero;
45                     branch_out=branch;
46                 end
47             end
48     endmodule

```

Listing 10: EX/MEM Register

4.4 Stage 4 - Memory Access (MEM)

Data Memory is the only module at this stage, but it also functions as a register for sending back signals, so before performing the operation and setting the control lines to write data to or retrieve data from the memory, it checks to see if MemRead or MemWrite is high. Results might be forwarded in order to manage data risks. As a result, the MEM/WB sends additional control signals along with the contents of the register to the pipeline's last stage. The next phase of pipelining is implemented as follows:

```

1 module MEM_WB(
2     input clk,

```

```

3   input reset,
4   input reg_write,
5   input memtoreg,
6   input [4:0] rd,
7   input [63:0] ALU_result,
8   input [63:0] read_data,
9   output reg reg_write_out,
10  output reg mem_to_reg_out,
11  output reg [4:0] rd_out,
12  output reg [63:0] ALU_result_out,
13  output reg [63:0] read_data_out
14  );
15
16  always @(posedge clk or reset)
17      begin
18          if (reset==1'b1)
19              begin
20                  rd_out = 0;
21                  ALU_result_out = 0;
22                  read_data_out = 0;
23                  reg_write_out= 0;
24                  mem_to_reg_out= 0;
25              end
26          else if (clk)
27              begin
28                  rd_out = rd;
29                  ALU_result_out = ALU_result;
30                  read_data_out = read_data;
31                  reg_write_out= reg_write;
32                  mem_to_reg_out= memtoreg;
33              end
34          end
35  endmodule

```

Listing 11: MEM/WB Register

5 Task 3 - Circuitry to Detect Hazards

5.1 Forwarding Unit

Let us say we have to run an arbitrary set of instructions on the pipelined version of the processor.

```

1  sub x1, x3, x2
2  add x4, x1, x2
3  add x5, x4, x1

```

Listing 12: Arbitrary Set of instructions

The first instruction runs without any issue. The second instruction would be in the Instruction decoding stage when the first instruction would be in the Execution stage. In this particular case, the value in x1 for the second instruction should be the sum of the values in x2 and x3, which would not be the value that the second instruction reads.

The use of forwarding can eliminate such a data hazard. Forwarding sends the value instantaneously after it has been calculated in the execution stage and is essential in the ID stage so that we do not have to wait for it to be loaded into the register before we read from it.

The following is the implementation of a forwarding unit in RISC-V.

```

1 module Forwarding_Unit(
2     input [4:0] ID_EX_Rs1,
3     input [4:0] ID_EX_Rs2,
4     input [4:0] EX_MEM_Rd,
5     input EX_MEM_RegWrite,
6     input [4:0] MEM_WB_Rd,
7     input MEM_WB_RegWrite,
8     output reg [1:0] Forward_A,
9     output reg [1:0] Forward_B
10 );
11
12     always @(*)
13     begin
14         if (EX_MEM_RegWrite == 1 && EX_MEM_Rd ==
15             ID_EX_Rs1 && EX_MEM_Rd != 0)
16             begin
17                 Forward_A = 2'b10;    //10
18             end
19         else if (MEM_WB_Rd == ID_EX_Rs1 && MEM_WB_RegWrite
20             == 1 && MEM_WB_Rd != 0 &&
21             !(EX_MEM_RegWrite == 1 && EX_MEM_Rd != 0 &&
22             EX_MEM_Rd == ID_EX_Rs1))
23             begin
24                 Forward_A = 2'b01;    //01
25             end
26         else
27             begin
28                 Forward_A = 2'b00;    //00
29             end
30
31         //FORWARD B LOGIC
32         if (EX_MEM_RegWrite == 1 && EX_MEM_Rd == ID_EX_Rs2
33             && EX_MEM_Rd != 0)
34             begin
35                 Forward_B = 2'b10;    //10
36             end
37         else if (MEM_WB_Rd == ID_EX_Rs2 && MEM_WB_RegWrite

```

```

35         == 1 && MEM_WB_Rd != 0 &&
            !(EX_MEM_RegWrite == 1 && EX_MEM_Rd != 0 &&
              EX_MEM_Rd == ID_EX_Rs2))
36     begin
37         Forward_B = 2'b01; //01
38     end
39     else
40     begin
41         Forward_B = 2'b00; //00
42     end
43     end
44 endmodule

```

Listing 13: Forwarding Unit

There are three scenarios for forwarding. The first one is EX Hazard, where we select the value from register EX/MEM, which is the output of the preceding instruction to either of the ALU's inputs. The second scenario is the one where the result is occasionally required directly from the MEM stage for which we take it directly from the MEM stage. third scenario is the one where we send the original input of the instruction.

```

1 module Four_MUX(
2     input [63:0] a, b, c, d,
3     input [1:0] sel,
4     output reg [63:0] mux_result
5 );
6
7     always @(*)
8     begin
9         if (sel==2'b00)
10            mux_result=a;
11        else if (sel ==2'b01)
12            mux_result=b;
13        else if (sel==2'b10)
14            mux_result=c;
15        else if (sel==2'b11)
16            mux_result=d;
17    end
18 endmodule

```

Listing 14: Four MUX

5.2 Hazard Detection Unit

A crucial part of pipelined processors, the hazard detection unit identifies and resolves possible hazards introduced because of the pipelining of instructions. It makes it possible for the processor to manage instruction dependencies and prevent pipeline stalls or data hazards, which boosts processor performance.

```

1 module HazardDetection(
2     input [4:0] rs1_ID,
3     input [4:0] rs2_ID,
4     input [4:0] rd_EX,
5     input MemRead_Ex,
6     output reg PC_Write,
7     output reg Ctrl,
8     output reg IF_ID_Write
9
10 );
11
12     always @(*) begin
13 if (MemRead_Ex && (rd_EX == rs1_ID || rd_EX == rs2_ID))
14     begin
15         IF_ID_Write <= 1'b0;
16         PC_Write <= 1'b0;
17         Ctrl <= 1'b0;
18     end
19 else begin
20     IF_ID_Write <= 1'b1;
21     PC_Write <= 1'b1;
22     Ctrl <= 1'b1;
23 end
24 endmodule

```

Listing 15: Hazard Detection Unit

Three input signals `rs1_ID`, `rs2_ID`, `rd_EX`, and `MemRead_Ex`, and outputs three signals `Ctrl`, `PC_Write`, and `IF_ID_write` are used by the hazard detection unit.

The inputs `rs1_ID` and `rs2_ID` stand in for the instruction's two source registers, which were fetched in the cycle before. The destination register of the instruction that was decoded in the preceding cycle is represented by the input `rd_EX`. If the present instruction is a load instruction that reads data from memory, it will be indicated by the control signal `MemRead` that is present in the input.

The hazard detection unit determines if the previous instruction was a load instruction that read data from memory and whether any of the source registers of the present instruction match the destination register of the previous instruction. A data hazard occurs if both conditions are met, in which case the hazard detection unit adjusts the output signals. The `Ctrl` signal is set to 0, and a stall is introduced. The result from the MEM/WB pipeline stage instead of the EX/MEM pipeline stage. If there is no data hazard, then normal forwarding occurs.

```

1 module CU_mux(Mux_Write, Branch, MemRead, MemtoReg, MemWrite
, ALUSrc, RegWrite, ALUOp, Branch_out, MemRead_out,
MemtoReg_out, MemWrite_out, ALUSrc_out, RegWrite_out,
ALUOp_out);

```



```

2
3     input  Mux_Write;
4     input  Branch;
5     input  MemRead;
6     input  MemtoReg;
7     input  MemWrite;
8     input  ALUSrc;
9     input  RegWrite;
10    input  [1:0]  ALUOp;
11
12    output reg Branch_out;
13    output reg MemRead_out;
14    output reg MemtoReg_out;
15    output reg MemWrite_out;
16    output reg ALUSrc_out;
17    output reg RegWrite_out;
18    output reg [1:0] ALUOp_out;
19
20    always@(*)
21    begin
22        if (~Mux_Write)
23        begin
24            Branch_out=0;
25            MemRead_out=0;
26            MemtoReg_out=0;
27            MemWrite_out=0;
28            ALUSrc_out=0;
29            RegWrite_out=0;
30            ALUOp_out=0;
31        end
32    else
33        begin
34            Branch_out=Branch;
35            MemRead_out=MemRead;
36            MemtoReg_out=MemtoReg;
37            MemWrite_out=MemWrite;
38            ALUSrc_out=ALUSrc;
39            RegWrite_out=RegWrite;
40            ALUOp_out=ALUOp;
41        end
42    end
43 endmodule

```

Listing 16: Hazard Detection MUX

This Mux changes the values of the control signal to zero if the Ctrl output of the hazard detection unit is zero otherwise the values remain the same.

5.3 Result for the Hazard Detection unit

When Ctrl is zero, stalling occurs and instruction becomes zero. This is because the instruction is not being executed and is being stalled. As a result of this, RS and RD also becomes zero. The control signals are also set to zero.




Figure 3: Hazard detection final sorted

6 Comparison between Pipelined and non-Pipelined Single Cycle Processor

We can observe that our speedup is almost three times greater when comparing the pipelined and non-pipelined versions of the processor. This occurs because the instructions are carried out concurrently in the pipelined version. In non pipelined version, each instruction is executed in a single clock cycle, while in pipeline version, clock cycle is reduced to one execution stage of the instruction which reduces the clock cycle time.

$$\text{Speedup} = \frac{2522}{823.1} = 3.06402624225$$

Figure 4: Speedup of Non-Pipelined vs Pipelined Processor

7 Task Division

Assembly language code for bubble sort was written and the forwarding unit was implemented by Muhammad Khubaib. The single cycle processor and hazard detection was implemented by Owais Aijaz.

8 Final Comments

The project presented a special difficulty because it necessitated rigorous amounts of debugging the code and modules to identify the issue. Our experiment was a success since our processor could use the Bubble Sort algorithm to sort an unsorted array and return its sorted form. Despite facing a number of obstacles during the project, we overcame them and fixed mistakes to produce a multi-cycle, pipelined processor that, in principle, should be more effective than its single-cycle counterpart.

9 Challenges

We did not have Vivado on our laptops so the only time that we could do the project was when we were free during the university hours. Furthermore, certain modules such as the forwarding and hazard detection were a bit tricky to implement.

10 Github Repository

https://github.com/Khubaib2002/Computer_Architecture_project