

5 Memory Management

M	T	W	T	F	S	S
Page No.:						
Date:						Yousha

- memory is storage unit
- Program must be brought from secondary mem. to primary mem.
- CPU can access main memory and registers directly
 - ▷ Register access in 1 CPU clock (or less)
 - ▷ main memory access takes multiple clock cycle & it leads to stalls.

Cache :- stores frequently used data

- Speed up access time of memory
- Present betn main memory & Registers.


Base and limit Registers

- Defines logical address space.

Base - Holds smallest legal physical address

limit - Size of the range.

e.g.



Address Binding:

- Programs on disk, ready to be brought into memory for execution.
- During program life cycle addresses are represented as follows:
 - Src code address - symbolic
 - Compile code address - relocatable
 - Linker and loader - absolute

* Binding of instruction & data to memory:

Three stages:

i) Compile time :

- If memory location known - absolute code generated.
- Recompilation required if location change.

ii) Load time :

- If mem. location unknown at compile time - relocatable code is generated.

iii) Execution time :

- Occurs when process moves from one to another mem. segment during execution.

logical vs physical address space:

logical address - Generated by CPU (virtual address)


physical address - Address seen by memory unit.

- * Compile time & load time address binding creates same logical & physical addresses.
- * Execution time address binding creates different logical & physical addresses.

- logical address space:
set of all logical addresses generated by program.
- physical address space:
set of all physical addresses corresponding to logical addresses.

Memory management Unit (MMU)

- H/w device that maps logical to physical address
- In MMU, value in relocation reg. is added to every logical address to generate physical.



Linking:

Static linking


Process of combining all necessary libraries, routines & external references into executable file at compile time

Dynamic linking

linking
all references at runtime.

Swapping

- Process can be swapped temporarily out of memory to a Backing store, and then brought back to memory for continued execution.
- Backing Store: fast disk are large enough to accommodate copies of all memory images for all users.
- Roll out, Roll in :
 - Variant used for priority-based scheduling algorithm.
 - lower - priority process is swapped out so high priority process will be loaded & executed.
- Ready queue is there for the ready-to-run processes.



➤ Memory Management Techniques

① Contiguous Allocation

② Non contiguous Allocation

③ Contiguous Allocation :

- Allows to store a process only in contiguous fashion.


④ Single contiguous memory allocation

- main mem. divided into two areas or partitions
 - as in one partition
 - And user process in another partition.

OS
P1


⑤ Multiple partition :

- main memory is divided into multiple parts to load multiple processes into main memory.



- Now, after completion space occupied by P1 will be free, and that free space/partition called as hole.

- when new process comes, it is allocated mem. from a hole large enough to accommodate it



- #### multiple partition types :
- (A) Fixed / static partitioning
 - (B) Variable / Dynamic partitioning

(A) Fixed Partitioning:

- main memory is divided into several fixed size partitions
- They can be of same or different sizes.
- Each partition holds single process
- No. of partition determines degree of multiprogramming

eg

—10KB — 5KB — 5KB—

memory of 20 KB

- Disadvantages:

- suffers from internal & external fragmentation
- Inefficient memory utilization.
- less degree of multiprogramming.

(B) Variable Size Partitioning:

- designed to overcome problem of fixed partitioning
- Partition created as per the size of the process loaded for processing.
- Partition used are of variable size.

Disadvantage:

- Suffers from external fragmentation
- Allocation / Deallocation is complex.

Memory Allocation Methods / Partition allocation methods

① First fit

- scans partitions from starting.
- when an empty partition that is big enough to store the process is found, then it is allocated to that process.


② Best fit Algorithm

- Scan all empty partitions
- Allocate smallest partition that is big enough & produces smallest leftover partition.

③ Worst fit

- Scan all empty partitions
- Allocate biggest partition that is big enough & produces largest leftover partition.

Translating logical address into physical address



Fragmentation:

① Internal Fragmentation :- Occurs only in static partitioning.
- when allocated memory is larger than requested.
- Remaining space from that partition can't be used.

② External Fragmentation :- When total amount of space required to store the process is available but not in contiguous.


Solution: Compaction

- 1) shuffle memory contents to place all free memory together.

② Non-contiguous memory allocation:

- Program is divided into different blocks and loaded at different portions of the memory which need not necessarily be contiguous.
- Stores the part of single process into a non-contiguous fashion.

Non-contiguous memory allocation tech.




③ Paging:

- Fixed sized partition scheme
- Main memory and secondary memory are divided into equal fixed size partitions.

Frames → Partitions of main memory / logical memory
physical

Pages → Partitions of Secondary memory / logical memory.



- Process is divided into pages of equal size.
- These pages are stored in main memory frames as per availability, in non-contiguous fashion.

Translating logical Address into physical address : (done by MMU)

- CPU generates logical address

logical address :

Page No.	Page offset
----------	-------------

page from process

from which CPU wants
to read data

→ Specific word on
that page wanted by CPU

- Page table provides corresponding frame No. where
that page is stored

- Formation of physical address


physical address :

Frame No	Page offset
----------	-------------

Frame where

required page is
present.

→ Specific word on that Page



Example

Pg 0
Pg 1
Pg 2

0	3
1	1
2	2

logical

page table

Pg 1	0
Pg 2	1
Pg 0	2
	3

4

physical

► Page Table:

- maps page No with frame No.
 - stored in main memory
 - No. of entries in page table = Pages in process.
 - Each process has its own table.
-
- **PTBR (Page Table Base Reg)** - Points to page table.
 - **PLLR (Page-table Length Reg)** - Points size of the page table.
-
- Every data access requires two times memory access i.e. for page table & for data.
- This problem is solved by use of special fast-lookup H/w cache called associative memory or translation look-aside Buffer (TLB)

► TLB (Translation look-aside Buffer) : - only one TLB in sys.

- Sol'n that tries to reduce Effective access time.
- consist two columns

Pg No	Frame No

If TLB contains referenced page number entry
then TLB hits (We'll get corresponding frame No.)

If doesn't

the TLB miss (We'll use Page table for it
and update TLB with this entry)

* Case works when no page fault

Effective Access Time - EAT

$$(1-P) \times ma + P \times \text{page fault time}$$

P = probability of page fault

ma = memory access time

EX : Hit Ratio = 80%

ma = 10 ns

page fault time = 2ma

→ Here $(1-P) = 80\%$

$$\therefore P = 20\%$$

ma = 10

$$\text{page fault time} = 2ma = 2 \times 10 = 20$$

$$\therefore EAT = \left(\frac{0.80}{100} \times 10 \right) + \left(\frac{0.20}{100} \times 20 \right)$$

$$= \frac{0.80}{100} + \frac{0.40}{100}$$

$$= 1.20$$

$$EAT = 12 \text{ ns}$$

Memory protection in Paging

- Valid- Invalid bit is attached with each entry in page table

Valid (v) - if page present in logical address space

Invalid (i) - if not present in -

Page table

PG0	0	2	v
PG1	1	1	v
	2	0	i
	3	0	i

1	PG1
2	PG0
3	
4	
5	

► shared pages :

shared code


- Copy of code is shared among processes.

private code

- Must appear in same location in logical address space

- Each code has separate code also

- stored on different location



► structure of page table:

- In order to store page table, finding big continuous space can be difficult

- So, divide page table in smaller units


(A) Hierarchical paging

(B) Hashed Page Tables

(C) Inverted Page Tables

(A) Hierarchical Paging

- Break up the logical address space into multiple page tables.



Hashed Page Table



- The virtual page no. is hashed into a page table - using linked list

Inverted Page Table:

- one entry for each real page.
- Entry consists of virtual address of the page stored in that real memory location.

Segmentation:

- Another non-contiguous memory allocation technique
- Process is not divided blindly into fixed size pages.
- Rather process is divided into modules / segments
- solves prblm of internal fragmentation.
- Here main memory & secondary memory are divided into partitions of unequal size.



Segment Table:

- stores info about each segment.
- Has two columns :

first column = size or length of segment
(limit)


Second column = stores starting address of segment (base)

- Segment table is stored as a separate segment in the main memory.

STBR = Segment Table Base Register

- stores base address of segment.


Translating logical into Physical address



Virtual Memory


M	T	W	T	F	S
Page No.					
Date:					YOUVA


- Separation of user logical memory from physical memory
- Virtual memory is memory generated from physical devices like disk when less amount of main memory is available.
- Implemented using demand paging /demand segment ^{atm} In this very large virtual memory is provided for programmers on small physical memory.
- More programs runs concurrently .



Demand Paging

- According to concept of virtual memory only Few pages of process will present in main memory at any time.
- Deciding which page to keep in memory is difficult so to solve this problem demand paging required .





Page fault ?

+ If referred page Not present in main memory

→ When page fault occurs required page is fetched from Secondary to main memory.

Page Replacement

- Technique used to decide which memory page to swap.
- Used when page fault occurs

Page Replacement Algorithms

- Help to decide which page must be swapped out

- ① FIFO
- ② Optimal Page Replacement
- ③ Least Recently Used
- ④ Most Recently Used
- ⑤ Page Buffering Algo.
- ⑥ Less Frequently Used
- ⑦ Most Frequently Used

① First in First Out

- LIFO queue

- Replaces oldest page

EX: 4, 7, 6, 1, 7, 6, 1, 2, 7, 2.

Consider 3 frames

Reference string = 4 7 6 1 7 6 1 2 7 2

4	7	6	1	7	6	1	7	6	1	2	7	2
4	7	6	6	6	6	6	7	2	7	2	7	2
4	4	4	1	1	1	1	1	1	1	1	1	1
MISS (*)	Miss (*)	Miss (*)	miss (*)	Hit (H)	Hit (H)	HIT (H)	miss (*)	miss (*)	miss (*)	Hit (*)	miss (*)	miss (*)

∴ Total page fault (miss) = 6

: page Hit (H) = 4

Total = 10

∴ Hit Ratio = 4 / 10

= 0.4 or 40%

Miss Ratio = 60%

* By increasing no. of frames, page faults should be reduce but page faults gets increased this problem is Belady's Anomaly

② Optimal Page Replacement Algorithm

- This algo replaces the page that will not be referred by the CPU in future for the longest time.
- Practically implementation is impossible because prediction of future.
- Best Algo.

Ex : Reference String : 4, 7, 6, 1, 7, 6, 1, 2, 7, 2

M	T	W	T	F	S	S
Page No.:	1	2	3	4	5	6

YOUVA

4	7	6	1	7	6	1	2	7	2
4	7	6	1	7	6	1	2	7	2
4	7	6	1	7	6	1	2	7	2
*	*	*	*	*	*	*	*	*	*
4	4	4	1	1	1	1	1	1	1

$$\therefore \text{Total Hit} = 5$$

$$\text{Total miss} = 5$$

$$\text{Hit Ratio} = 50\%$$

$$\text{Miss Ratio} = 50\%$$

③ Least Recently Used (LRU)

- Page not used from longest time in main memory.

Reference S. = 4, 7, 6, 1, 7, 6, 1, 2, 7, 2

4	7	6	1	7	6	1	2	7	2
4	7	6	1	7	6	1	2	7	2
4	7	6	1	7	6	1	2	7	2
*	*	*	*	*	*	*	*	*	*
4	4	4	1	1	1	1	1	1	1

$$\text{Hits} = 4$$

$$\text{miss / faults} = 6$$


$$\text{Hit Ratio} = 40\% \quad \text{Miss Ratio} = 60\%$$

$$\text{Hit Ratio} = 66.67\% \quad \text{Miss Ratio} = 33.33\%$$

④ Most Recently Used (MRU)

- Page used Recently in main memory.

4, 7, 6, 1, 7, 6, 1, 2, 7, 2



$$\text{Hits} = 2$$

$$\text{miss} = 8$$

$$\text{Hit ratio} = 20\%$$

$$\text{miss ratio} = 80\%$$

⑤ Page Buffering Algo:

- Used to get a process start quickly.
- keeps a pool of free frames
- on page fault, write a page in frame of free pool, mark a page table, restart the process
- Remove dirty page and place frame of replaced page in free pool.

⑥ LRU (Least Frequently Used)

- page with smallest count is replaced in past

⑦ MRU (Most Frequently used)

- Page with most highest count is replaced in past.

Frame Allocation in virtual memory

- Demand Paging requires Page Replacement and frame allocation methods
 - Physical address is required for frame creation.
- Each process needs min. No. of frames.
 - Allocated frames can't exceed total no. of frames.
 - If fewer frames = Page fault increases

Frame Allocation schemes

Fixed allocation

Priority allocation

① Equal allocation : - Distribution of

- equal no. of frames to all processes.
- wastage in case of small processes.

② Proportional allocation :

- dynamic allocation as per the size of the process.
- wastage gets rare

Thrashing :

- A process is busy in swapping pages in and out.
- Condition where system is spending a major portion of its time in servicing

the page faults, but actual processing done is negligible.


Page replacement policy.

causes

lack of frames

High degree
of multiprogramming

CPU utilization



Preventions

→ Increase physical memory

→ Reduce degree of multiprogramming

→ Use effective page replacement alg.