

यश हॉस्पिटल व प्रसूती गृह

(अंडव्हान्सइ लॅपरोस्कोपीक सेंटर)

कॉलेज रोड, रावळगांव नाक्याजवळ, मालेगांव कॅम्प - ४२३ १०५
फोन नं. (०२५५४) २५९३९४

डॉ. तुषार पी. झांबरे
M.B.B.S., D.G.O.

8086 16-bit

R.

8086 - 1978

DIP Dual Inline package (having two rows of pins)

8086 ← 8086 (5 MHz)
8086-2 (8 MHz)
8086-1 (10 MHz)

29,000 transistors

16 line data bus

20 line address bus (addressed up to 2^{20} MB)

Difference

8085		8086
8-bit	data	16-bit
16-bit	address	20-bit
64 KB	Memory	1 MB
No	Instruction queue	6-byte
No	Pipelining/ Multi-Processor	Yes
$2^8 = 256$	IO	$2^{16} = 65536$
No	Co-processor	8087
No	Mul / Div	Yes

Integer only

— Arithmetic —

Integer / Real arithmetic.

3-8 MHz

— clk speed —

3-8-10 MHz

single

— operating mode —

Min / Max mode

6 - addressing mode

— addressing mode —

24 - addressing mode

8-vector

— Interrupts —



256 vectored

No

— Memory segmentation —

Yes

Pipelining : fetching 2nd instruction during execution of first.



Through put : clk required to execute instruction

Adv Throughput increase
Pipeline stage ↑ execution ↑

difference

8086

16-bit

20-bit

2 banks, 512 kb

3-8-10 MHz

M/IO

BHE for higher byte — data width

— data bus —

— address —

— Bank —

— clk speed —

— Min mode —

24 pin — data width

8088

8-bit

8-bit

single memory bank

3-8 MHz

IO/M

only 1 byte



यश हॉस्पिटल व प्रसूती गृह

(अॅडव्हान्सड लॅपरोस्कोपीक सेंटर)

कॉलेज रोड, रायळगांव नाक्याजवळ, मालेगांव कॅम्प - ४२३ १०५
फोन नं. (०२५५४) २५९३९४

डॉ. तुषार पी. झांवरे
MBBS, DGO

R. Features of 8086 : 40 pins (20 - 20)

16-bit μ p, 20-bit address bus ($2^{20} = 1\text{MB}$), 10 ports ($2^{16} = 64$)

Registers (14, 16-bits), word size 2 byte (16-bits)
double size 4 bytes (32 bits).

Multiplexed address & data buses (AD_{0-15}) & (AD_{16-19})

Operates in two mode (Min/Max)

having 8-byte instruction queue.

+5 Volts power supply.

Address ranges = 00000H - FFFFFH

Segment Memory

Memory divided into logical segments.

(each 64 KB) data, code, extra, stack.

they may be overlapped or non-overlapped

There are four registers (Segment registers)


DS, SS, ES, CS

They hold upper 16-bit data addresses of four memory segment (it is starting address of each segment)

1MB Memory divided into two parts (banks) each

odd bank (contains odd address) **lower bank**

Even bank (contains even address) **Higher bank**



Segment descriptions: associated Register (16-bit each)

code segment — stores instruction (CS Register)

stack segment — used as stack (can store or return address) (stack seg reg)


data segment } — store data byte (data seg reg)

extra segment } (extra seg reg)

Segment Registers: they point to starting location of particular seg.

EACH segment reg stores upper 16-bits of starting address of each corresponding segments.

Memory address generation



logical address: combination of base reg & index reg.

Effective address: base reg + index reg + offset



यश हॉस्पिटल व प्रसूती गृह

(अंडव्हान्सइ लॅपरोस्कोपीक सेंटर)


कॉलेज रोड, रावळगांव नाक्याजवळ, मालेगांव कॅम्प - ४२३ १०५

फोन नं. (०२५५४) २५९३९४

डॉ. तुषार पी. झांबरे

M.B.B.S., D.G.O.

R. Pin discription :



(Bar) If there is bar then it is active low
 (Pin) If —||— no bar —||— active high

← output
 ↔ bidirectional
 → input

- ① **GND** - 2 ground: pins apply ground signal
- ② **Vcc** - +5V is applied (power supply signal)
- ③ **clk signal (19)** - provides timing to processor operation
33% duty cycle
5 - 8 - 10 MHz frequency.



- ④ **RESET (21)** - Active high.
- system reset (set all to 0)
- by applying it we can restart execution.
Must active at least for 4 clk cycle.

- ⑤ **Ready (22)** - Active high.
↳ when high = It indicates device is ready to transfer data.
↳ Acknowledgement signal from slower device to μ p
↳ when low - μ p is in wait state.

- ⑥ **M/ \overline{IO}** - Memory - Active high
 \overline{IO} - Active low

$\overline{IO}/M = 0$, then operation with IO devices

$\overline{IO}/M = 1$, then operation with memory.

- ⑦ **AD₀ - AD₁₅** - multiplexed Address and data bus.

In 1st clock cycle = carries address
remaining — 11 — carries data

AD₀ - AD₇ = lower data byte } 16-bit

AD₈ - AD₁₅ = higher — 11 —

- ⑧ **A₁₆ - A₁₉ /** - remaining 4 bits carried out by A₁₆ - A₁₉ bus.



यश हॉस्पिटल व प्रसूती गृह


(अंडव्हान्सइ लॅपरोस्कोपीक सेंटर)

कॉलेज रोड, रावळगांव नाक्याजवळ, मालेगांव कॅम्प - ४२३ १०५
फोन नं. (०२५५४) २५९३९४

डॉ. तुषार पी. झांव
M.B.B.S., D.C.

R. 1) ALE : Min mode

↳ Address latch Enable pin.



A₀-A₁₅

Address bus (Carries 16-bits)

A₁₆-A₁₉

Address bus
(Carries 4-bits)

this 20 bit
address is store
in octal latch

↳ connected to latch

↳ It indicates that valid address is available.

x) **Read (30)** : Active low
read operation

Max mode

x) **Write (29)** : Active low

It write to memory or device depending
upon M/IO signal


xii) **SEN (26) Max mode** :

↳ Data Enable signal.

↳ used to enable transceiver

↳ used to separate data from
address / data bus

↳ Active low.



12) $\overline{DT}/\overline{R}$ (27)

- ↳ Data transfer / Receive signal
- ↳ It decides direction of data flow
- $\overline{DT}/\overline{R} \rightarrow 1 \rightarrow$ transmit data
- $\overline{DT}/\overline{R} \rightarrow 0 \rightarrow$ Recieves. data

13) INTR (18) : ↳ Interrupt request signal

- ↳ active high

14) NMI (17) : ↳ Non-maskable interrupt (we can't disable)

- ↳ Active high

15) \overline{INTA} (Min) : ↳ interrupt acknowledge signal.

- ↳ Active

- ↳ Indicates that up is ready for executing interrupt.

16) HOLD (Min) : when DMA controller needs system buses control it send request 1 to up.

HLDA (Min)

As soon as up receives 1 as Hold then it sends HLDA signal as 1 to DMA for

accessing control of buses.

- ↳ Hold acknowledgement

17) $\overline{RQ}/\overline{GT}_1$ and $\overline{RQ}/\overline{GT}_0$ (Max) :

- ↳ Request / Grant pins : about 100ns (0.1s) time (max)
- ↳ when other processor wants control of sys. buses :

$\overline{RQ}/\overline{GT}_0 = 0 \leftarrow$ Recieving then it

will send control of buses

$\overline{RQ}/\overline{GT}_0 = 0 \rightarrow$ sends that take control of buses



यश हॉस्पिटल व प्रसूती गृह

(अडव्हान्सड लैपरोस्कोपीक सेंटर)

कॉलेज रोड, रावळगांव नाक्याजवळ, मालेगांव कॅम्प - ४२३ १०५
फोन नं. (०२५५४) २५९३९४

डॉ. तुषार पी. झांवरे
M.B.B.S., D.G.O.

R. $\overline{RD} / \overline{GT}_0$ has high priority than $\overline{RD} / \overline{GT}_1$

18) **lock (Max):**

Active low,

It indicates that other processor should not ask cpu to leave the sys. bus.

↓
because in that case up in not condition for releasing sys. buses.

19) **TEST** : Active low

↳ If test pin low then execution continues else up in wait state.

↳ checks status of maths co-processor. 8087

20) **QS₁ 4 QS₀ = (Max)**

(only check status of queue)

QS₀ QS₁

0 0

0 1

1 0

1 1

No operation

1 byte opcode

Empty

subsequent byte from

$\overline{S_0}, \overline{S_1}, \overline{S_2}$ (Max) :

- ↳ Indicates operation being done by μp .
- ↳ Info is required by bus controller 8288 to generated memory & I/O control.

$\overline{S_0}$	$\overline{S_1}$	$\overline{S_2}$	
0	0	0	INTA
0	0	1	I/O Read
0	1	0	I/O write
0	1	1	Halt
1	0	0	opcode fetch
1	0	1	memory read
1	1	0	— — write
1	1	1	Passive

MN / \overline{MAX}

- ↳ Pins 24 to 31 are two set one set works in min mode & another in max mode
- ↳ 8086 works in two mode $\begin{cases} \text{Max} \\ \text{Min} \end{cases}$

MN / $\overline{MAX} = 1$ then works in min mode

MN / $\overline{MAX} = 0$ then works in max mode

$\overline{S_6}, \overline{S_5}, \overline{S_4}, \overline{S_3}$

$\overline{S_5}$ (contain IF value)


Tells which segment is used

$\overline{S_4}$	$\overline{S_3}$	
0	0	Alternate data (ES)
0	1	SS
1	0	CS
1	1	DS


R. BHE / S7

BHE	A0 (S7)
0	0
0	1
1	0
1	1

whole word (R/W from even address)
 upper byte (R/W from odd - 11-)
 lower byte (R/W from even - 11-)
 No operation



for implementation of pipelining
 instruction stream
 (As this is up to 4 bits of
 instruction)



into queue as instruction
 16-bits or more than it
 can fit in next instruction
 getting free then and then only
 instruction is pushed to queue


Architecture of 8086 :

- ① BIU (Bus interface Unit)
- ② EU (Execution Unit)

Functions BIU

- ① Handles transaction of data / address on buses for EU
- ② It sends address
- ③ fetches instruction from memory
- ④ R/W to memory or I/O ports.

BUS Interface Unit (BIU) :



queue

- ⑤ transfer instruction bytes to queue.

- ↳ 6 byte instruction queue
- ↳ Segment register (CS, DS, SS, ES)
- ↳ Instruction pointer (IP)
- ↳ Address summing block (Σ)

BIU

For implementing pipelining BIU uses -
Instruction stream queue.
(As this queue prefetch up to 6 bytes of instruction code)



Whenever, 2 bytes of queue are getting free then and then only BIU can fetches next instruction into queue (as instructions are of 16-bits or more than it)



यश हॉस्पिटल व प्रसूती गृह

(अंडव्हान्सइ लॅपरोस्कोपीक सेंटर)


कॉलेज रोड, रावळगांव नाक्याजवळ, मालेगांव कॅम्प - ४२३ १०५

फोन नं. (०२५५४) २५९३९४

डॉ. तुषार पी. झांवरे

M.B.B.S., D.G.O.

R. EU Execution unit :



Functions :

- ① Tells BIU from where to fetch data
- ② decodes instruction fetched by BIU
- ③ Generates control signals.
- ④ Executes instructions from queue.

AX - Accumulator
 BX - Base
 CX - count
 DX - data reg.
 SP - stack pointer
 BP - Base pointer

} Registers

} pointer

SI - Source index
 DI - destination index

} Index register.

General Purpose Register.

- AX - accumulator [word multiply/divide] 16-bit
- AL - 8-bit (Byte multiply/divide)
- HL - 8-bit (byte multiply/divide)
- BX - stores address info 16-bit
- CX - string operation / loops 16-bit
- DI - Variable, shift rotate 8-bit
- DX - Word divide/multiply 16-bit

Pointer & index addresses Register

keeps offset addresses.

SP - use to access stack segment

BP - use to access data on stack.

SI - Source Index register required for string operation.

DI - Destination index reg. required for string operation.

used for data access - ment from array.

Flag register:

