

Operation :- Task / action performed on inputs to get result which is required.

$$\begin{array}{r} 50 + 46 \\ \uparrow \quad \uparrow \\ \text{i/p} \quad \text{operation} \quad \text{i/p} \\ \downarrow \quad \downarrow \\ \text{sum} \end{array} = 96$$

↓ Result

Algorithm :- Steps performed to get the output from given inputs.

Characteristics :-

(I) finiteness : finite no. of steps.

(II) Definiteness : Each step must perform certain action.

(III) Input : should have input

(IV) Output : Must provide output.

(V) Effectiveness : Easy and effective.

Flowchart : Graphical / pictorial / diagrammatical representation.

Q Draw flowchart and write algorithm for 'Addition of two numbers' ?

Algorithm:

1. start

2. Declare variables num1, num2, result


3. Read values of num1 and num2

4. result \leftarrow num1 + num2

5. Display the result

6. Stop.

flowchart



Editor : Program allows to create file containing assembly lang statements. EXAMPLE : Wordstar, notepad, PC-write save file as .ASM (that file is source file)


ASSEMBLER : Converts assembly lang to machine lang.

Linker : Links machine code with other required assembled codes. Linked for binary file that binary file called executable /exe file.

Locator : Program use to assign address of where the object code are to be load into memory (exe → Bin, EXE2BIN is locator program (.bin file))

Debugger : Program allows you to load your object code into system memory, execute /troubleshoot debug it.

Q) Microprocessors of 8085 microprocessor



Evolution :

- ↳ First generation :- 1971 - 1972
1971-72 INTEL 4004 Rockwell international pps-4
4004, 8008 INTEL 8008 etc.
- ↳ Second generation :- 1973 - 1978
1973 - 78 → 8085 → 8-bit INTEL 8085 Motorola 6800 & 6801
1979 - 80 → 8086/186/286 → 16-bit INTEL 8086/80186/80286 Motorola 68000/68010 etc. using CMOS technology
- ↳ Fourth generation :- 1981 - 1995
1981 - 95 → 80386 → 32-bit using HMOS fabrication
→ 32-bit - INTEL 80386 and motorola 68020

backward compatible : they can run program written for a less powerful processor.

Page No.:

Date: / /

1995-to Fifth generation: from 1995 to now
-now
64-bit - Pentium
↳ 64-bit processor
↳ PENTIUM, Celeron, Quad and Octa

Sixth generation: Intel latest and sixth generation chip is called Pentium Pro
↳ Intel microprocessors are backward compatible

① SOME BASICS

Memory: used to store data and programs

→ Data - Images → WhatsApp
→ Images → Gallery
→ Songs → Song Player
→ Documents → Microsoft Word

I/O devices:
Input - Keyboard, Mouse
Output - printer, desktop
can't do any action, just gives input and output

Microprocessor: contains ALU (Arithmetic Logic Unit) + Control Unit

→ process instructions, controls

1] **PC**: fetches instructions stored in memory (Instructions are always fetched from memory)

opcode : operation code : Binary pattern of instruction.

Page No.:

Date: , ,

2) **Decode** : understand the instructions fetched from memory.

Instructions are written in following language

1) $a = b + c$ \rightarrow Higher level language
(C, C++, Java, etc)

2) Assembly lang \rightarrow add B,C Assembler compiler

3) 01011100 1 \rightarrow Binary lang
object code
Machine lang
lower Level lang.

memory stores info in
the form of

3) **Execute** : Executes instruction.

clock = 80

process of fetch, decode and Execute is called
Instruction cycle.

Trillion \leftarrow Tera

Billion \leftarrow Giga

Million \leftarrow Mega

(μ) 10⁶ = 10³

1000 \leftarrow Kilo

10³ = 10³

T1 = 10³

- ✓ Everything stored in the form of binary
 - ✓ Computers understand Hexadecimal

Number System : → combination of alphabets & numbers
Computer uses hexadecimal number system

	8	4	2	1	Sum	Overflow	MSB
	0	1	1	1	—	$4+2+1 = 7$	
41H	0	1	0	0	0	0	1
35H	0	0	1	0	1	0	1
00H	0	0	0	0	0	0	0
FFH	1	1	1	1	1	1	1
	00H	0000	0000	0000	0000	0000	0000
	FFH	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF

④ HOW TO CALCULATE POWER'S OF 2

$$2^0 = 2$$

$$2^2 = 4$$

$$2^18 = 2^1 \times 2^6$$

$$2^3 = 8$$

$$2^4 = 16$$

$$2^5 = 32$$

$$2^6 = 64$$

$$2^{12} = 2^{10} \cdot 2^2 \quad 2^{10} \cdot 2^6$$

$$2^7 = 128$$

$\approx 4K$ $64K$

$$28 - 25$$

$$29 = 51$$

$$2^{10} = 11$$

250 = 18

2 30 11

$$2^{40} = 1$$

卷之三


$$214 = 2^{20}, 2^4$$

151

$$32 = 30 \approx ?$$

$$= 4\pi B$$

○ **Buses** : set of wires/lines



① **Address** ↳ It is unidirectional / contains parallel lines
 ↳ Identify Location in memory .
 ↳ 16-bit

② **Data** ↳ Bidirectional / contains parallel lines


data lines = size of data words ↳ To send data or receive data from memory / I/O
 ↳ 8-bit

③ **Control** ↳ Unidirectional / contains parallel lines .

↳ Tells what to do ? Read / write

Read :- when up gets data that operation is Read from I/O or memory

Write :- when up sends data to memory / I/O that is said to be write .





A - Address bus

C - control bus

D - data bus


Q Pin diagram of 8085 microprocessor :



data - 8
Address - 16
IO/device - 256
Memory - 64KB

Page No.:
Date: / /

Pin diagram of 8085



FEATURES :

- ↳ 40 pins IC
- ↳ Rectangular in shape
- ↳ 20 pins on right side & 20 pins on left side
- ↳ At the top : Notch
- - input pins
- ← - output pins
- ↔ - Bidirectional in/out

- ↳ N-MOS semiconductor (made up of)
- ↳ There are [6200] transistors (6500)
- ↳ 1977 - developed in a pd. orbit. To get
- ↳ 8-bit processor (there is transfer of 8-bit data at a time) ALU also 8-bit
- ↳ data bus ($D_7 - D_0$) - [8-bits]
- ↳ Address bus ($A_{15} - A_0$) - 16-bits
- \downarrow
- $2^{16} = 65536$ byte memory can be connected to 8085
- ↳ 16-bit port address (00H - FFH)
- ↳ 2⁸ = 256 IO devices we can connect
- Power supply :
- ↳ $V_{CC} = +5V$ (DC)
- $V_{SS} = 0V$ — ground
- ↳ speed = 3-5 MegaHertz. (standard frequency)
- ↳ Multiplexed data and lower 8-bit address ($AD_0 - AD_7$)

↳ Performs

- Addition, 8-bit, 16 bits with and without carry, 2 digit BCD addition.
- 8-bit binary subtraction with and without borrow
- Logical operation.

↳ x_1 and x_2 are connected to the crystal oscillator internally to 8085 chip

It's frequency is ↴

2.2 MHz, 2.5 MHz, 2.8 MHz, 3.2 MHz

INT5 INT6


- Accumulator is special purpose register used as GPR.

Page No.:

Date: / /

- ↳ That 6MHz frequency generated by crystal oscillator is divided by factor of 2 with help of divide by 2 counter. (ie 3MHz)

- ↳ 8085 is available in two versions



- ↳ Enhanced version of 8085 is designed with **HITOS** transistor.

THREE VERSIONS	Crystal freq	Internal freq
① 8085 AH	6.06 MHz	3 MHz
② 8085 AH-2	10 MHz	5 MHz
③ 8085 AH-1	12 MHz	6 MHz

$$\text{VDD} = 32V$$

→ Architectural features

- Registers :

- ↳ 8-bit (General Purpose Register) GPR

↳ 16-bit (Accumulator), B, C, D, E, H, L

↳ 8-bit temporary registers

↳ 16-bit special purpose register

Program Counter (PC) - special purpose register
Stack pointer (SP) - temporary register
(IR)




↳ 8-bit temporary registers
W and Z temporary data register

→ interrupt 21H
- Interrupts : TRAP, RST 7.5, RST 6.5, RST 5.5
and INTR


serial I/O : Serial peripherals are interfaced through SID and SOD

signals : RD, WR, IO/M + control signal

Provided to control bus



Architecture of 8085




Variables are software
Registers are hardware

Page No.:

Date: / /

Registers : Present in the CPU, used to store numbers.
Registers are formed by set of flipflops.




8-bit register - can store 8-bit number.
- made from 8 flipflops.

In 8085 there are 7 8-bits **general purpose register**

↳ GENERAL PURPOSE REGISTER : B , C , D , E , H , L , A

↳ SPECIAL PURPOSE REGISTER :

- ① **PC** - Program Counter
- Special Purpose register
- Used to hold address



variables - software
Register - hardware


Page No.:

Date:

Architecture

① Register Section

- ↳ Present in other up, used to store numbers.
- ↳ Registers are formed by flipflops
- ↳ This are PIP registers (Parallel In Parallel Out)
- ↳ 8-bits Register - made up of 8 flip-flops
- can store 8-bit number.



② TYPES

- ↳ Temporary register
- ↳ General Purpose register (GPR)
- ↳ Special Purpose register

① Temporary registers (data manipulation)

- ↳ Temporary data register is called as operand register.
- ↳ Stores 2nd operand for operation.
- * ↳ Stores intermediate result
- * ↳ register → register data transfer.

② W, Z registers

- ↳ NOT available for programmers / users.
- ↳ Used internally by up.
- ↳ XCHG → eg. i.e. used for swapping (which is required by up internally.)
- ↳ 8-bit
- ↳ holds data during ALU operation by control section

HL pair function as data & Memory pointer

Page No.:
Date:

2) General Purpose Register :

- ↳ 6 general purpose registers . (8-bits)
- ↳ B, C, D, E, H and L
- ↳ Valid pairs BC, DE and HL can hold 16-bit of data.
- ↳ Used by programmers
- ↳ holds data, Result of ALU and address.

3) Special Purpose Register :

Special use

① Accumulator :

- ↳ Used as [GPR]

- ↳ 'A' register / holds first operand for operation
- ↳ stores result of ALU operation.

② Flag register :

- ↳ stores status

↳ ALU can write the flag or read the flag.

↳ 8085 has 8-bit flag register

in 8085 5 flags

① sign flag

Indicates the sign of result.

IF ALU result $0 = +ve$
negative $1 = -1$

If result of ALU is positive

signed number


MSB is reserved for sign

for 8-bit

IF 1
IF 0

Negative
number

Positive
number



Set means 1

Reset means 0

Page No.:

Date: ..

↳ for logical and unsigned arithmetic operation
no significance of sign bit (all bits are used to represent magnitude of number)

* similar for 16 and 32 bit, MSB is reserve for sign of result of s signed Arithmetic operation

② Z - zero flag

↳ set if result of ALU is 0

else reset if ALU result is non zero

$$\text{result } 0 = 1$$

$$\text{result non zero} = 0$$



③ AC - Auxiliary carry

↳ Used only for BCD operations

not for binary operations

D₇ D₆ D₅ D₄ D₉ D₈ D₇ D₆ result S Z AC

carry

↓ from adder

ban iud 20000 at nif

aid to 20000


<

- ② PC points to address specified by JUMP and CALL instruction if condition satisfied

Page No.:


Date: / /

Effect on Flag



③ Program Counter :

- ↳ Used to hold address of next instruction
- ↳ Always points to next instruction to be fetch.
- ↳ During instruction fetch



up place content of PC in to address bus and fetches first byte of instruction.
 up increment (by 1) to PC to point next instruction (side by side executes instruction which is fetched already).

- ↳ Size depends on address bits

in 8085 up size of PC = 16 bits

- ↳ When reset activated in 8085 up then PC will set to 0000H ie first instruction

④ Instruction Register (IR)

- ↳ Holds Opcode (Binary Pattern of ins.) that is decoded & executed.
- ↳ further sent to Instruction decoder.

⑤ Instruction Decoder (ID)

- ↳ AND control machine cycle encoder.
- ↳ Accepts opcode from IR and decode it and decoded info send to control logic.

(RA-0A) and address 16-bit → what operation is performed

base址 8-bit (RA-0D) → what will perform

b9613) No. of operands

↳ 8085 executes 7 types of machine cycle.

- ↳ Machine cycle encoder give info about which machine cycle is currently executed.

⑥ Stack pointer (SP)

↳ 16-bit



↳ Reserved portion of memory.

↳ Holds address or points to where top of stack.

↳ Register pair info is stored or taken back.

↳ SP increment after each read (POP)

SP decrement after each write (Push)



tristate mode: logic 0, 1, and high impedance.
in its pin neither connect to ground nor to supply.

② Buffer and latch:

① Address Buffer (A₇-A₁₅)

↳ unidirectional 8-bit buffer

↳ drives higher order address bus (A₇-A₁₅)

↳ certain conditions like reset, hold, halt

the address buffer is not in used

so, the buffer puts busses 0000 0000

↳ address bus in tristate mode.

② Address / Data buffer (AD₀-AD₇)

↳ bidirectional 8-bit buffer

↳ drives lower order address bus (A₀-A₇)

and data bus (D₀-D₇) these are multiplexed

↳ when not in used

AD₀-AD₇

③ Increment / decrement Latch:

↳ 16-bit

↳ used to increment PC

↳ used to increment / decrement SP

④ ALU :

↳ Arithmetic and logic unit

↳ performs Arithmetic and logical operations.


Add / sub, AND / OR

↳ width depends upon = internal data bus (8-bit)

↳ controlled by control and timing signal.

sequential logic circuit : o/p depends only on present i/p's .

Page No.:
Date: / /



- ↳ stores result in accumulator .
- ↳ Provides status of operation in flag register .

④ Control Section , serial I/O and Interrupt :

1) Timing and control signal

- ↳ Control section of 8085 up
- ↳ made up of sequential logic circuit
- ↳ provides controls over all internal and external circuit
- ↳ Receives info from decoder
- ↳ And tells other devices what to do

2) Serial I/O

- ↳ SID and SOD are used when in some cases we required to transfer data serially .
- ↳ SID accepts input
- ↳ SOD accepts output

3) Interrupts

↳ TRAP

RST 7.5

RST 6.5



RST 5.5

INTR

Priority

Priority

Priority



PC: Always contains address of next instruction

(when instruction is decoded, it will increment side by side)

Address from PC (16-bit)

16-bit address
of instruction

Using INR

8-bit address of instruction

A₁₅ - A₈

A_{D0} - A_{D7}

By giving RD signal
it fetches [instruction]
from memory

Through data bus
(A_{D0} - A_{D7})

memory

IR

ID

decodes OPCODE

Release control
signals

Timing & control signal

and tells other
devices what to do
(it's like a brain)

Temp
temp operand

A
stores first
operand

ALU

Perform arithmetic -
Arithmetical unit

Flag

Stores Status - CCA

ISR - Interrupt service routine

Hardware (g) Software (s)

(bit) oldong : rabbat) EIA-

longis? autole dufutu u

TOA-OAA 3e ootqroobz zaufo u

lul rGA-oGf i

zabbobn sinodc

changes flow rGA - oGA :

break

stoppe of next exit of bolannu si mo gA d
zabbobn bud huk

Q Why 8085 is 8-bit processor

- As we can transfer 8-bit data at a time as well as ALU size is also 8-bit

Page No.:

Date: , ,

Pin description of 8085

i) Address and Data buses :

- **Address bus :** ↳ output pin
 - ↳ unidirectional signal
 - ↳ higher order 8-bit address from 16-bit address
 - ↳ A8 - A15

- **Data/Address bus :** ↳ input/output pin

when data bus - (D0 - D7) - bidirectional

when address ↳ Address bus - (A0 - A7) - lower order 8-bits from 16-bit address

- ↳ They are multiplexed using latch

↳ AD0 - AD7

During operation cycle first part is lower order address and in later part data bus

they are demultiplexed in order to reduce no. of pins.

ii) status and control signals

(1) MULTIPLEX (2) DEMULTIPLEX

- ALE (Address Enable Latch)

- ↳ output status signal

- ↳ Gives description of AD0 - AD7

① When ALE is

ACTIVE (Logic = 1) : AD0 - AD7 will contents address

② When ALE is

low (Logic = 0) : AD0 - AD7 will contents data.

- ↳ ALE pin is connected to the latch to separate data and address

Normally for reading / writing data from or to memory it requires 3 CLK cycle.

Page No.:

Date: / /

- $S_0 - S_1$ (status signal) :

↳ output signal

↳ It gives info about operation which

↳ has to be performed by microprocessor.

Possible condition

S_1	S_0	Status Pin
0	0	HALT (No task)
1	0	Reading (3 clk)
1	1	Writing (3 clk)

- Input output / memory (IO/M)

↳ output signal

↳ Gives info of operations to be performed with memory or I/O device

S_1	$IO/M = 0$	Memory	$IO/M = 0$ then operation with memory
0 → activate	1 → deactivate	8085	128 KB
0 → activate	1 → deactivate	8085	16 ports 256 ENTRYS

low level signal

There are two operations Read or write from memory or I/O device.

↳ RD and WR are used for this

(for memory)

$RD = 0$ } Read/write
 $WR = 0$ } from memory

(for I/O device)


$RD = 0$ } Read/write
 $WR = 0$ } from I/O

When speed memory/I/O device speed is not matched with up Ready pin is used to communicate up with memory/I/O.

control signal

- READY :

up checks
ready pin
status for 1
clk cycle



- ↳ Input signal
- ↳ It detects whether I/O peripherals are ready for data transfer or not
- ↳ synchronize up with slower peripherals.

3) Interrupt Signals : stops current activity

- TRAP (CRST 4.5) JIAH 0 0

↳ Non maskable (we can't disable it)

↳ Highest priority

saves return address and performs internal restart.

transfer to INTA

whenever up interrupt it performs this two tasks

- Restart interrupt

PRI 0 = FI Priorities RST 7.5

RST 6.5

RST 5.5

↳ maskable (when can disable it)

- INTR

↳ lowest priority

↳ maskable

- INTA

↳ interrupt Acknowledgment

↳ low level signal

↳ Active = 0 → tells that up is interrupted.

generate constant amplitude
and frequency


Page No.:

Date: / /

4) clock signals

- X_1, X_2 to bus memory

↳ Input signal connected to crystal oscillator




↳ X_1, X_2 drives internal clock generator.

5) serial I/O signals :

↳ SID (Serial Input data)


↳ serial input pin

↳ Instruction pin is RIM (Receive interrupt mask)



6) DMA request signals

- HOLD & HLDA



↳ DMA can access memory directly, it helps to communicate memory and I/O devices in case of large data transfer (to save time)

↳ But for this it requires control over system bus (address, data, control)

↳ so it will send HOLD request as 1 to up

↳ As soon as up gets HOLD req

(control unit will stop current operation and send HLDA (Hold acknowledgement) as 1

when DMA receives HLDA as 1, it means up stopped its internal and external operations and thus

3 ways to wake up up

↳ HRQ = 0 from DMA

DMA takes control over the

↳ Reset pin = 0

system bus and starts direct

↳ interrupt

communication betn I/O & memory.

After operation it will send HOLD as 0

As soon as up gets HOLD as 0
it will take control over its system bus and starts its current operation

Booting Program : set GPR, flag register, etc to 0 and restart up.

Page No.:

Date: / /

7) Reset signals :

- RESET IN

- ↳ input signal
- ↳ ~~0-active~~ low level signal
- ↳ reset in = 0 clear PC C Restart ie runs booting program
- ↳ After reset up starts execution from 000DH

- RESET OUT ↳ High level

- ↳ Output signal
- ↳ Indicates up is reset
- ↳ It is connected to other devices and so that devices also restarts as reset = 1

8) Clock out

- output pin.

→ ~~frequency~~ frequency input ~~will~~ ~~not~~ same as output ~~will~~ generate ~~freq~~ and provide that generated frequency to devices which works on 8MHz.

10) V_{SS} - 0
V_{CC} - +5V

Instruction format :

- ↳ It varies from 1 to 6 byte.
- ↳ First two bytes content is opcode and addressing mode. and remaining bytes contains may or may not 8 or 16-bit displacement and operands.

1] **opcode** - one byte instruction

2] **opcode reg** - one byte instruction reg mode

3] **opcode** **11 | Reg | R/M** - Reg to Reg

4] **opcode** **mod | Reg | R/M** - Reg to / from memory with no disp.

5] **opcode** **mod | Reg | R/M** **disp**
opcode **mod | Reg | R/M** **low disp** **High disp** } with 8/16 bit disp.

6] **opcode** **11 | Reg | R/M** **operand** - Immediate operand to Reg (8-bit)

7) **opcode** **11 | Reg | R/M** **L. operand** **H. operand** (16-bit)

8) **opcode** **11 | Reg | R/M** **L.disp | H.disp** **[L.opera|H.operan]**

First byte - **opcode**

Second byte - Addressing mode or sometimes part of opcode

remaining bytes - **cases dependent**

- ① No additional byte
- ② immediate operand (8-16 bit)
- ③ displacement (8-16 bit)
- ④ operand with displacements

If disp. is 16 bit then lower order 8-bits always appears first.

Byte 1

Byte 2

3

4

5

32G

opcode	D	W	MOD	REG	R/M	low disp/ data	High disp/ data	low data	High data
opcode : operation code or instruction code.			identifies size $w=0$ (byte) $w=1$ (word)		Register		Not always present depends on instruction		
Identifies basic instruction						Used to EA calculation			
			direction						
			is to/from reg			Reg mode/memory			
$D=0$ [destination specified in reg]						mode with disp length			
$D=1$ [source specified]									

REG If opcode is multibyte then REG field is replaced by S, W, Z opcode bits. thus total bits are 5 (S, V, Z, W, D).

S = 0 → No sign extension

= 1 → ($w=1$) then extend 8-bits with MSB bit

W = 0 → byte instruction

= 1 → word (2 byte) instruction

D = 0 → source specified in reg

= 1 → destination —||—

Z = 0 → repeat loop

= 1 → repeat loop

V = 0 → shift / rotate count is one

= 1 → shift / rotate count is in CL reg.

Mod : 2-bit field tells that from where the operands are i.e. one of operand is in memory or both are from reg.

- 00 - memory mode no disp.
- 01 - memory mode with 8-bit disp
- 10 - $\xleftarrow{11}$ 16-bit disp
- 11 - Reg mode no disp

Page No.:

Date: / /

[REG] : When reg is one of operand of instruction.
depends on w value

10000000000000000000000000000000 W=0 W=1

000 AL AX

001 CL CX

010 DL DX

011 BL BX

100 AH SP

101 CH BP

110 DH SI

111 BH DI

[R/M] : Register / Memory (3-bits)

depends on mode (mod)

data transfer

① Reg to Reg :

Mod = 11

R/M W=0 W=1

000 AL AX

001 CL CX

010 DL DX

011 BH BX

100 AH SP

101 CH BP


110 DH SI

111 BH DI

② Reg to from mem (with 8/16/ no disp)

Program : Set of instruction

↳ direction which CPU follows to execute task.



Branch Instruction

Page No.:

Date: , ,

Branch instruction:

Useful for programmers for performing operations selectively and repetitively.

- ① Branch instructions :
 - unconditional jump
 - iteration instruction
 - call instruction
 - Return instruction

Main program

call subroutine A

Next instruction

call subroutine A

Next instruction

Subroutine A

First instruction

return

Subroutine (subroutine also called procedure) :

- ↳ special program or special segment of program called for execution from any point in program.
- ↳ whenever we need subroutine only one single instruction is inserted in program.

↳ To branch subroutine

- i) change value of IP (if subroutine & program lies in same segment)

ii) change CS and IP (if subroutine and program are not in same segment)

After execution of subroutine control transferred to the original CS and IP or IP values (which are preserved in stack)

- whenever subroutine is called that time address of next instruction is firstly stored in stack ($SP = SP - 2$) i.e. content of IP or CS & IP . and CS & IP or IP loaded with new values.
- After execution of subroutine the original values of CS and IP or IP are copied into CS and IP or IP from stack ($SP = SP + 2$).

Intra Segment / Inter Segment Call

- If both subroutine & main program are in same segment then the procedure is called near procedure and its call is called intra segment call.
- If subroutine & main program are not in same segment then procedure is called far procedure and its call is called inter segment call.

INTER Segment -

- content of CS & IP loaded into stack
- New content is loaded into CS & IP according to instruction
- After execution original CS & IP

(from top of call)

CALL

(NO flags are affected)

: ~~format operand~~

Mnemonic	Meaning	Syntax	Operation
CALL	call to subroutine	CALL operand	Execution continues from address specified by operand upto return.

RETURN

After subroutine execution value of IP or CS4 IP are return to their original addresses + content (No flag affected)

Mnemonics	Meaning	Syntax	Operation
RET	return	RET	return to main
		RET operand	program by restoring CS4 IP or IP content

Loops

→ Used of repetitive task.

LOOP : short-label operation : $CX \leftarrow CX - 1$

When $CX \neq 0$ — jump to location defined by short label

$CX = 0$ — then execute next sequential instruction.

$CX \leftarrow$ loops works with content of CX .

→ represents no. of times loop is to be repeat.

+ when loop execute decrement CX & then check content of CX

General format:Loop ~ 8

↳ signed 8-bit value.

[do not affect any flag]


[USED FOR BACKWARD JUMP ONLY] — max distance is of 128 bytes.

Loop AGAIN: DEC CX

JNZ AGAIN

→ Repeat task

(batches goft oh)

Loop instructions:① Loop short-label :- jump to location given by short label ($CX \neq 0$)② LOOPE short-label :] jump if $CX \neq 0$
LOOPZ ——— :] and $ZF = 1$ (set)③ LOOPNE ——— :] jump if $CX \neq 0$
LOOPNZ ——— :] $ZF \neq 0$ (reset)**④ Control flow Jump instruction:****① Unconditional Jump:**

[Syntax] : JMP operand

JMP types :

- (i) Near
- (ii) Short

- (iii) Far


Page No.:

Date: / /


1] Far : (Inter segment jump)
Jump to an instruction present in diffⁿt segment than current.
We have to modify cs & ip for this

2] Near : (Intra segment jump)
Jump to an instruction present in current code segment.
we have to modify ip content for this.

3] Short :
It has range limit (-128 + 127) bytes.



② Conditional jump :



Jump only when condition will satisfied, & affect done on flags.

→ Types :


SF	ZF	AC	PF	CY
----	----	----	----	----

- ① JC - Jump when carry flag set ($CF = 1$)
- ② JNC - Jump when carry flag not set ($CF = 0$)
- ③ JZ - Jump when zero flag set ($ZF = 1$)
- ④ JE - if $ZF = 1$ then both operands are equal so it will jump.
- ⑤ JNZ - Jump when zero flag reset ($ZF = 0$)
- ⑥ JNE - $ZF = 0$ mean operands are not equal so it will jump.
- ⑦ JPO - If parity is odd then jump
(if $PF = 0$) i.e. parity reset
- ⑧ JPN - If no parity ($PF = 0$) i.e. parity set
- ⑨ JPE - Parity even i.e. set ($PF = 1$) then jump
- ⑩ JP - If parity set ($PF = 1$) then jump
- ⑪ JS - If sign flag set ($SF = 1$)
- ⑫ JNS - If sign flag reset ($SF = 0$)
- ⑬ JO - If overflow flag set ($OF = 1$)
- ⑭ JNO - If overflow flag not set ($OF = 0$)
- ⑮ JA - jump if above ($CF = 0, ZF = 0$)
- JNBE - jump if not below ($CF = 0, ZF = 0$) & equal
- ⑯ JB - jump if below ($CF = 1$)
- JNAE - jump if not above or equal ($CF = 1$)
- ⑰ JAE - jump if above or equal ($CF = 0$)
- JNB - jump if not below ($CF = 0$)
- ⑱ JBE - Jump if below or equal ($CF = ZF = 1$)
- JNA - Jump if not above ($CF = 1$)
- ⑲ JG - jump if greater $\{ ZF = 0, SF = OF \}$
- JNLE - jump if not less or equal
- ⑳ JGE - jump if greater or equal $\{ SF = OF \}$
- JNL - jump if less
- ㉑ JL/JNGE - jump if less / jump if not Greater or equal
($SF \neq OF, SF = 1, SF = 0$)
- ㉒ JLE / JNG - jump if less or equal / if not greater
($ZF = 1$ or $SF \neq 0$)
- ㉓ JCXZ - if $CX = 0$ then jump

String Instructions :

Key points :

- ① mous, compare, scan, load, store are basic string operations.
- ② for string operation we need starting and end address and length of string.
- ③ Length stored in - cx register
- ④ Physical address generation string.



- ⑤ During string instruction operation if DF flag is increment or decrement on basis of direction flag.

$DF = 0$ — increment $\rightarrow CLD$ ↑

$DF = 1$ — decrement $\rightarrow STD$ ↓


clear direction flag

set direction flag

1) MOVS :


MOVS destination string, Source String.

- i) MOVS_B — byte operation
- ii) MOVS_W — word operation



$DF = 0 \rightarrow SI \Rightarrow SI + 1, DI \Rightarrow DI + 1$
 $DF = 1 \rightarrow SI \Rightarrow SI - 1, DI \Rightarrow DI - 1$

Byte operations
for word
+2 or -2



3) CMPS :

Compare string byte or word.

CMPSB - byte CMPSW → Word.

comparison is done byte by byte using subtraction & sets Flags according to result.

Byte → { DF = 0 = increment by 1 SI/DI DS:[SI] - ES:[DI]
for word DF = 1 = decrement by 1 SI/DI

3) SCAS :

SCAS destination string.

This instruction compares byte in AL with byte pointed by DI in ES & sets flags according to results.

CL ← from mem — D = 7d

This compares bytes in AX with byte pointed by DI in ES & set flags.

byte → { DF = 0 , DI + 1 ES:[DI] - AL — byte
for word DF = 1 , DI - 1 ES:[DI] - AX — word.

4) LODS :

Byte → copies string pointed by SI to AL [LODSB]
 Word → — II — by SI to AX [LODSW]

for byte → { DF = 0 — increment SI AL = DS:[SI]
for word DF = 1 — Decrement DI AX = DS:[SI]

a) STOS :

: ~~auto/reib zeldmazza~~ A

[STOSW] word → copies word from AX to ES addressed by DI

[STOSB] byte → copies byte from AX to ES addressed by DI

Byte \Rightarrow DF = 0 then increment DI ES:[DI] = AL
 increment by 1 DF = 1 then decrement DI ES:[DI] = AX

word increment | decrement
 derement by +2 -2 addresses without storing first of it

c) REP : Repeat until condition exists

REP — if CX = 0

REPE / REPZ \rightarrow CX = 0, ZF = 0

Repeat while 0 & equal

REPNE / REPNZ \rightarrow : ~~auto/reib zeldmazza~~ #

Repeat while not equal & ZF ≠ 0

Zero

II

III

IV

V

VI

VII

VIII

IX

X

XI

XII

XIII

XIV

XV

XVI

XVII

XVIII

XIX

XX

XI

XII

XIII

XIV

XV

XVI

XVII

XVIII

XIX

XII

XIII

XIV

XV

XVI

XVII

O - Assembler directives :

- ↳ Gives direction to the assembler.
- ↳ No machine codes are generated for assembler directives.
- ↳ Called as pseudo instruction.
- * These are the instructions but not executable here.

It do not generate machine executable code.

USE ↳ specify start & end of program.

- ↳ attach value for variable
- ↳ allocate storage location
- ↳ define start & end of segment / Macros / procedure

Assembler directives :

- I) data definition & storage allocation -
- II) Program organization
- III) procedure directives
- IV) Macro ———
- V) data control ———

I) DB - Define byte : 8-bits .

Range	00H - FFH	signed
	00H - 7FH	positive
	80H - FFH	negative .

Syntax : var_name db value

n01	db	20H
n02	db	?

↳ byte is reserved but
don't know value

DW : define word (16-bits)

↳ 2 memory locations for each variable.

Ranges : 0000H - FFFFH unsigned

0000H - 7FFFFH positive

8000H - FFFFH Negative.

Syntax : Var_name DW value

DD - define double word

DQ - define quad-word

DT - define Ten-byte

② **EQU : Equate**

use to assign constant value to symbol.

PI EQU 3.14

③ **ORG : Origin**

origin

Used to assign starting address for a program / data segment.

ORG 1000H

Effective address 1000H here.

④ **Even :**

Inform assembler to store program in an even address

⑤ **Assume :**

Informs assembler the name of program / data seg that should be for a specific segment.

Assume Segreg : seg-name

⑥ END : use to terminate program ; statements after end will simply ignored .

⑦ ENDS : end of segment .
segname segment

segname ends

⑧ PROC : Beginning of procedure .

ENDP : End of procedure

Near : Intersegment (Another seg)

Far : Intersegment (Same seg)

Proc_name PROC [Near/Far]

RET

Proc_name Endp

⑨ MACRO : beginning of macro

ENDM : end of macro

Macro_name MACRO [Arg1, Arg2...]

Macro_name ENDM

(10) Page :

Indicate max lines on a page and max characters on a line.

No. of lines per page = 10 to 255.

No. of characters per line = 60 to 132.

syntax : Page [length],[width]

↓ ↓
lines per characters per lines.

Page

(11) TITLE :

Used to provide TITLE for program

max char in title = 60

TITLE Here is title.

(12) ALIGN :

Align the next instruction on an address which corresponds to specified value.

ALIGN number

↳ ranges 2, 4 --- power of 2

Align 2 → start data seg on word boundary.

Align 4 → start data beg on double boundary

(13) GLOBAL :

(14) **Extern :**

This indicates that names or label followed with Extern are defined in some other assembly module publicly.

extern DISP; FAR

Here disp is label of far type procedure present in another module.

so assembler will put info in obj code to link this two modules with the help of linker.

(15) **Global :**

instead of using public & extern we can use global.

Global factor

Here factor is global so we can used it all modules that are linked

(16) **Include :**

use to insert block of source code from name file into current source module

include path : file.name.

(17) **Name :**

assign name to each module when program consisting several modules.

(18) **Public :**

It informs assembler and linker that identified variable is available for all linked modules.

+ Operators :

① SHORT :

operator tells that only 1 byte displacement is needed to code a jump instruction

② TYPE :

operators find type of variable (actually finds no. of bytes in variable)

for byte type → it gives 1 value

for word type → it gives 2 values

③ length :

Find no. of elements in named data item like a string or an array.

length is in far

(CX) contains length

④ DUP :

for allocation of space.

It is used after storage allocation directive DB, DW

⑤ FORMAT : var-name datatype number dup (var)

⑥ offset :

determines offset.