

राश हॉस्पिटल व प्रस्ती गृह

(ॲडव्हान्सड् लॅपरोस्कोपीक सेंटर)

कॉलेज रोड, रावळगांव नाक्याजवळ, मालेगांव कॅम्प – ४२३ १०५ फोन नं. (०२५५४) २५१३१४ **डॉ.तुषार पी.झांबरे**

M.B.B.S., D.G.O.

8086

16-bit

R.

8086- 1978

Dual Inline package (having two rows of pins)

8086 (5MHz) 8086 -2 (8MHz) 8086 -1 (10 MHz)

29,000 transistors

0 16 line data bus

O 20 line address bus (addressed up to 200 1718

Difference Sheast 8086 8085 16-bit data 10 - bit address CIMB) Fremory 6-byte Instruction queue No Pipelining/multi-APPENDING STREET 8087 Ca-processor

Single — operating mode — Min / Max mode 6 - addressing — addressing — mode 8 - Vectored — Interrupts — 2 - 8 - 8 - 10 MHz No — Memory seg — Tes mentation Pipelining : fetching 2nd instruction during execution of first. Fetch drect fetch exect fetch exect fetch exect fetch exect instruction Through put: clk required to execute instruction 16 - bH — data bus — 8 - bit on bit — address — 9 - bit only bank 5 - 8 - 10 MHz — clk speed — 5 - 4 MHz	Integer	- Arithmetic -	Integer/Real arithmetic.
Single — operating mode — Min / Max mode 6 - addressing — addressing — mode 8 - Vectored — Interrupts — 258 Vectored No — Memory seg — Test — mentation Pipelining : fetching 2nd instruction during execution of first. Fetch drec — fetch exec — fetc	3-BMHE	- clk speed -	5-4-10 MHz
Pipelining: Fetching and instruction during execution of first. Fetch Fetch exec Through put: clk Pipline stage 1 execution Instruction difference Soss Soss Is-bit address Single memory bank Fetch Exec For pipelining Fetch exec			
Pipelining: fetching and instruction during execution of first: fetch fetch Fetch exec f	mode mode		
Pipelining : fetching 2nd instruction during execution of first. Fetch Fetch Exec Fetch Exec Fetch Exec Fetch Exec Fetch Exec Fetch Exec Fetch Exec Fetch Exec Fetch Exec Fetch	8-vectored	- Interrupts _	200 vectored
Through put: clk required to execute instruction 16-bit 20-bit 212 kb 212 kb 213 kb 214 kb 215 kb 216 kerec Fetch drec fetch exec for execution for execution instruction Aliflerence fetch exec for execution instruction for execution for execution for execution instruction for execution for	N.	-Memory seg -	milet Land & Land
Through put: clk required to execute instruction 8086 16-bit 20-bit 2	Pipelining :		tion during execution
Through put: clk required to execute instruction 16-bit 20-bit - address - Single memory bank 5-8-10 MHz - clk speed Throughput increase Pipline stage 1 execution 1 Afflerence 8088 8088 Sold Sold	execut instruction)	Fetch drec fetch	
8088 18-bit — data bus — s-bit 20-bit — address — s-bit 2 S12 kb — Bank — Single memory bank = 5-8-10 MHz — clk speed — 5-4 MH_	Through put: clk	Pipline st	age 1 execution1
16-bit — data bus — 8-bit 20-bit — address — 8-bit 2 512 kb — Bank — Single memory bank 5-8-10 MHz — clk speed — 5-5 MHz	(anti)	gitterence	(84 98)
5-8-10 MHz — clk spood — 5-5 MHz	16-bit	- data bus -	
		* California Paris Contract Co	- Single memory
	5-8-10 MHZ		
M/TO - Min mode _ IO/M BHE for higher byte - data width - only 2 byte			20/11



श्री हॉस्पिटल व प्रस्ती गृह

(ॲडव्हान्सड् लॅपरोरकोपीक सेंटर)

कॉलेज रोड, रावळगांव नाक्याजवळ, मालेगांव कॅम्प – ४२३ १०५ फोन नं. (०२५५४) २५१३१४ **डॉ.तुष**

ेडॉ.तुषार पी.झांबरे

MBBS DGC

R. features of 8086: 40 pins (20-20)
16-bit up, 20-bit address bus (20-20 tmb), to ports (216-64)

Registers (14,16-bits), word size 2 byte (16-bits)

double size 4 bytes (32 bits).

Multiplexed address 4 data buses (ADO - ADIS) & (AIG-AB)


operates in two mode (Min/Max)

having 6-byte instruction queue.

+5 Valts power supply licoodist

Address ranges = 00000H - FFFFFH

segment! Memory



Memory divided into logical segments.

(each 64 kB) data code extra, stack.

they may be overlapped or non-overlapped
There are four registers (segment registers)

Ds, se, Es, ce : porbbo lentol

They holds upper 19-bit data address of four memory segment (it is starting address of each segment)

MB (Mining divided into two parts [banks] each odd bank (contains odd address) Lower



Even bank (contains even address) Higher bank

segment discriptions: associated Register (16-bit each) code segment - stores instruction (cs Register) stack segment - used as stack (can store or return addres)
(stack seg reg) deta segment 3 - Store data byte (data seg reg)
extra seg reg) segment Registers: they points to starting location of particular seg. EACH segment reg stores upper 16 - bits of starting address of each corresponding segments. Memory address Generation offset value (AA)H (AFFAA)H Segister 0000H Address runger 1010 1010 1010 1010 000 P 10 10 10 PO ASSER 1010 1010 1010 1010 20 Bit Physical address AABFA Physical address logical address: combination of base reg 4 index reg. dops friend letter out atti babilib seall att were odd bank Crantains odd addres) towar tiven bank (contains even address) History

4 350



2191 हॉस्पिटल व प्रस्ती गृह


(ॲडव्हान्सड् लॅपरोस्कोपीक सेंटर)

कॉलेज रोड, रावळगांव नाक्याजवळ, मालेगांव कॅम्प – ४२३ १०५ कोन नं. (०२५५४) २५१३१४ **डॉ.तुषाट पी.झांबरे**


M.B.B.S., D.G.O.

1 p1A - 51A

R. Pin discription :



(Pin) If there is bar then it is active low (Pin) If —11—no bar —11— active high



- O GND 2 ground: pins apply ground sign al

 O Vec + 50 is applied (power supply signal)
- Clk signal (19) Provides timing to processor operation

 33% duty cycle

 5-8-10 MHz frequency.
- RESET(21) Active high.
 System reset (set all to 0)
 by applying it we can restart execution.

 Must active at least for 4 dk cycle.
- Ready (23) -4 Active high.

 y when high = It indicates devices is ready to
 thansfer data.

 y 'Acknowledgement signal from slower
 device to up
 y when low up is in wait state.
- M M/50 Memory Active high

 10 Active loω

IO/M = 1, then operation with Io devices IO/M = 1, then operation with memory

- ADO-ADIG multiplexed Address and data bus.

 In 1st clock cycle = carries address

 Hemaning 11 = carries data

 ADO-AD7 lower data byte 2 16-bit

 AD8-AD15 higher 11 —
- (m) A16-A19 / remaining 4 bits carried out by
 A16-A19 bus.



हॉस्पिटल व प्रसूती गृह

(ॲडव्हान्सड् लॅपरोरकोपीक सेंटर)

कॉलेज रोड, रावळगांव नाक्याजवळ, मालेगांव कॅम्प – ४२३ १०५ डॉ.तुषार पी.झांव फोन नं. (०२५५४) २५१३१४

R. W) ALF : Min mode

4 Address latch Enable pen.

-latch Ao-Als Address bus (camies 16-bits) A16-A19 address is store Address bus octal late

ALE

Pin

is connected to latch

4) It indicates that valid address is available

C carries 4-bits)

x) Read (32): Active low read operation


Mar mede

7x1) Write (29): Active low

or device depending It write to memory upon M/ TO signal

XII) IJEN (26) Maz mode

y Data Enable signal. 4 used to enable transceiver y used to seprate data from address / data bus 4 Active low.



(27) DT/R (27)

y Data transfer/Receive signal
y It decides direction of data flow

DT/R → 1 → transmit data
DT/R → 0 → Recieves. data

B) INTR (18) : 4 Interrupt request signal

4 active high the mili: :: (1)

19) NMI (17) : y Non - maskable interrupt (we can't disable)
4 Active high

IF) INTA (Min): 4 interrupt acknowledge signal.

4 Active
4 Indicates that up is ready for executing interrupt.

HLDA (Min): when DMA controller needs bystem to up.

sends HLDA signal as I to DMA for accessing control 4 Hold acknowldegement

17) Re/GT, and Re/GT. (Max):

4 Request Grant pins: Jones will send control of sys.

buses: $Ra / GT_0 = 0 \leftarrow Recieving$ then it will send control of buse $Ra / GT_0 = 0 \rightarrow Sends$ that take control of buses

augus.



हॉस्पिटल व प्रसूती गृह

(ॲडव्हान्सड् लॅपरोरकोपीक सेंटर)

कॉलेज रोड, रावळगांव नाक्याजवळ, मालेगांव कॅम्प – ४२३ १०५ फोन नं. (०२५५४) २५१३१४ डॉ.तुषार पी.झांवरे

RQ/ GTo has high priority than RQ /GTa

18) lock (Maz):

Active low, It indicates that other processor should not ask cpu to leave the system.

because in that case up in not releasing sys. buses.

19) TEST : Active low

y If test pin low then execution continuu else up in wait state. 4) checks status of maths co-processor. 8087

26) QS, 4 QS0 = CMQz)

heck statu of queue 950 951 No operation 1 byte opcode Empty subsequent

So, SI, SZ (Max):
4 Indicates operation being done by up.
4 Info is required by bus controller 8288 to
generated memory 4 I/o control.

50	SI	52						de la companya de la
0	0	٥		THTA				AL .
٥	0	1		Ilo Red	xd.			
٥	1	0	and the same	5/0 W	rite	, !	1 1	
0	1	1/		Halt				(31
1	٥	0		opcode	fetc	h	J. II	
1	σ	d. L		memor	y rea	d.	•	
1	11	0		-11-	_ w.	nte	t = il	
l		<u>L</u>		Passi	V e			

MH /MAX

MN/MX = 1 then works in min mode
MN/MX = 0 then works in max mode

SF (contain IF value)

SH S3

Tells

Which


SS

Segment

SS

CS

DS




Architecture of 8086:

- 1 BIU (Bus interface Unit)
- @ Eu (Execution unit)

BUS Interface Unit (BIU):

funtions BID

- a Handles transaction of data laddress on buses for EU
- 1 It sends address
- fetches instruction from memory
 - 1 R/W to memory or I O posts.



guen,

3 transfer instruction bytes to queue.

- 4 6 byte instruction queue
- 4 Segment register (Cs, DS, SS, ES)
- 4 Instruction pointer (IP)
- 4 Address summing block (E)

BIU, For implimenting pipeling BIU wes-Instruction | instruction stream queue.

(Cas this queue prefetch up to 6 bytes of instruction. code)



Whenever, 2 bytes of quoue are getting free then and then only BIU Can fetches nort instruction Into queue (as instructions are of 16-bits on more than it)



हॉस्पिटल व प्रसूती गृह


(ॲडव्हान्सड् लॅपरोरकोपीक सेंटर) 🦼


कॉलेज रोड, रावळगांव नाक्याजवळ, मालेगांव कॅम्प – ४२३ १०५ डॉ.तुषार पी.झांबरे फोन नं. (०२५५४) २५१३१४

M.B.B.S., D.GO.









- Pointe reg
- 4 ALU
- 4 control Circuitory
- 4 Instruction decoder
- Index Regester

4 flag register

functions: 1 Tells BIU from where to fetch data

1 decodes instruction fetched by BIU

(11) Generates control signals.

(1) Executes instructions from queue.

Ax - Accumulator

Bx - Base

cx - count

Dx - data rea

sp - stack

BP — Base pointer

Registers

- Source index DI SI

destination index

Index register.

General Purpose Register.

AX - naumulator [word multiply / divide] 16-bit AL 8-bit CByte multiply /divide) 8 _ bit (byte multiply I divide) - Stores address info 16-bit String operation / loops 16-bit. Variable, shift rotate g-bit a Word divide isutiply 16-bit ÞΥ Printer 4 index addresses Register keeps offset addrewes. Use to access stack segment. use to access data on stack. Source Index register required for string operation. Destination index reg DI required for string operation. I ment 16 - bit interrupt panity overflow Trap undefined active direction Auxillary Cu) flage @ control Status conditions