


# PROJECT ON FINITE STATE MACHINE

## Implementation of A simple Door clock system

IMPLEMENTED USING MODELSIM AND FPGA

Machine on FPGA State diagram:



Verilog Code:

```

module daan_lock (clk, rst, B, L);
input  clk, rst, B;
output L;
reg L;
reg [1:0] cs, ns;
parameter S0 = 2'b00;
parameter S1 = 2'b01;
parameter S2 = 2'b10;
parameter S3 = 2'b11;
always @(clk or B)
begin
L = 1'b0;
case (cs)
S0: begin;
if (B)

```

classmate  
Date \_\_\_\_\_  
Page \_\_\_\_\_

```

ns = s1;
else
  ns = s0;
end
s1: begin;
if (B)
  ns = s2;
  L = |B|;
else
  ns = s3;
end
s2: begin;
if (B)
  ns = s1;
else
  ns = s3;
end
s3: begin
if (B) begin
  ns = s2;
  L = |B|;
end
else end
else
  ns = s0;
end
endcase
always @ (posedge clk or posedge rst)
begin
if (rst)
  cs <= s0;
else
  cs <= ns;
end
endmodule

```

**Output:**

## Pin configuration:

LEDG [0]-L

Switch [0]-B

Switch [1]- rst

Key [0]-clk

## Input:

B=101

## State transition:

S0 → S1 → S3 → S2

L=1 (door unlock)

## FPGA Implementation:

