
IMPLEMENTATION OF D-LATCH, D-FLIP FLOP, SISO REGISTER, AND D TO T FLIP FLOP USING CADENCE VIRTUOSO

D-LATCH


Circuit Diagram:




Output Waveform:



D-FLIP FLOP:





Output Waveform:




SERIES IN SERIES OUT:

Schematic:






Output Waveform:





D TO T - FLIP FLOP Schematic:



Waveform Generation:

