# Lecture 31 – Processor design 6

#### Instruction fetch


- We are now ready to tackle instruction fetch we know it involves reading a word from the memory, using the PC value as the address.
- This can be achieved using the following two microinstructions:

Ck 1: 
$$E_{PC}$$
,  $L_{MR}$ ,  $I_{PC}$   
Ck 2:  $RD$ ,  $L_{TR}$ 

- In the first cycle, PC value is loaded to MAR and the PC is simultaneously incremented, so that the next fetch will be from the next word in memory.
- In the second cycle, the memory word at the address given by MAR is read and the value obtained is loaded into a special *instruction register or IR*.
- The instruction register holds the entire opcode, which then needs to be decoded or deciphered to select one of the possible actions.


#### Implementing instructions – data movement

- movi xx data movement operation uses an immediate argument
- This is very similar to *load* except for the specification of the source memory address
- The source value is stored immediately along with the instruction
- As we have seen before, the immediate argument xx is stored in a memory location with address (k+1) if the opcode for movi is stored in a memory location with address k
- Moreover, we assume that as the opcode for *movi* is fetched from *k*, the PC value is incremented by 1 to point to the next instruction




#### Implementing instructions – data movement

- Thus, when the execution of movi starts, the PC is pointing to the word following the opcode
- This word holds the immediate operand xx
- Thus, the situation is similar to load, except for the PC supplying the address of the operand instead of AR
- Thus, the execution of movi proceeds very similarly:  $E_{PC}$ ,  $L_{MR}$
- However, the PC needs to point to the next real opcode at the end of executing movi
- We achieve this by incrementing PC while it is loaded onto MAR, by enabling the I<sub>PC</sub> control signal
- Thus, the microcycle activates: E<sub>PC</sub>, L<sub>MR</sub>, I<sub>PC</sub>
- Then the memory can be read as before




#### Implementing instructions – ALU immediate

- The only difference between an instruction that uses a register argument and one that uses an immediate argument is the source of the argument
- Earlier, we loaded the source from the selected register in one clock to OR through the bus
- In immediate case, we have to get it from the memory, and we know that the PC holds the operand's address when execution starts
- All arithmetic and logic instructions can be implemented keeping this in mind
- Note that these instructions require 3 clock cycles each for their execution



## Implementing instructions

Instruction	Control Signals	Select Signals	
movs <r></r>	Ck 3: E <sub>RG</sub> , L <sub>AR</sub> , End	$S_{RG} \leftarrow \langle R \rangle$ , $S_{ALU} \leftarrow PASSO$	
movd <r></r>	Ck 3: EAR, LRG, End	$S_{RG} \leftarrow \langle R \rangle$	
load <r></r>	Ck 3: E <sub>AR</sub> , L <sub>MR</sub>	-	
Todu (N)	Ck 4: RD, LRG, End	$S_{RG} \leftarrow \langle R \rangle$	
stor <r></r>	Ck 3: E <sub>AR</sub> , L <sub>MR</sub>	-	
stor <k></k>	$\mathrm{Ck}\ 4$ : $\mathrm{E}_{\mathrm{RG}},\mathrm{WR}$ , $\mathrm{End}$	$S_{RG} \leftarrow \langle R \rangle$	
movi <r> xx</r>	Ck 3: Epc, Lmr, Ipc	-	
mov1 (no xx	Ck 4: RD, L <sub>RG</sub> , End	$S_{RG} \leftarrow \langle R \rangle$	
	Ck 3: Epc, LMR, Ipc	-	
adi xx	Ck 4: RD, L <sub>OR</sub>	-	
	Ck 5: EAR, LAR, End	$S_{ALU} \leftarrow ADD$	
	Ck 3: Epc, Lmr, Ipc	-	
sbi xx	Ck 4: RD, L <sub>OR</sub>	-	
	Ck 5: EAR, LAR, End	S <sub>ALU</sub> ← SUB	
	Ck 3: Epc, LMR, Ipc	-	
xri xx	Ck 4: RD, LOR	-	
	Ck 5: EAR, LAR, End	$S_{ALU} \leftarrow XOR$	
	Ck 3: Epc, LMR, Ipc	-	
ani xx	Ck 4: RD, L <sub>OR</sub>	-	
	Ck 5: EAR, LAR, End	$S_{ALU} \leftarrow AND$	
ori xx	Ck 3: Epc, LmR, Ipc	-	
	Ck 4: RD, L <sub>OR</sub>	-	
	Ck 5: EAR, LAR, End	$S_{ALU} \leftarrow OR$	
	Ck 3: Epc, LmR, Ipc	-	
cmi xx	Ck 4: RD, L <sub>OR</sub>	-	
	Ck 5: EAR, End	$S_{ALU} \leftarrow CMP$	




#### Jump instructions

- We will now look at the remaining few instructions to make our processor more complete
- We had no branching instructions so far; all programs have to be a strictly linear sequence of instructions
- That is obviously not a very desirable situation
- We need the capability to branch or to break the sequential flow of instructions to implement any sort of loops
- Additionally, we need the capability to branch based on some condition based on the values of registers
- We use two forms of branching: one based on an immediate address and the other based on a register value (flag register)

#### Jump instructions

- Branching involves the shifting of the program execution from one point in the program to another
- This is a change in the control flow of the program and may be used to perform different actions on the basis of the results achieved so far
- Jump is a type of branching where the control is transferred absolutely, without any memory of the branching point
- Branching is natural in our every day activities



- The branching may be conditional, based on a current state of the processor
- We include a flag register in the processor to indicate particular conditions
- The condition of one of the flag register bits can be used for branching
- If the jump is conditioned on a flag bit being set, the branching happens only if that flag has a value of 1 and the program proceeds with the instruction at the branch address
- If the flag is at state 0, execution proceeds normally with the next instruction as if the conditional branch instruction is a *nop* instruction
- The flag register stores limited history of the results of the computations performed by the processor
- This may include aspects like: Did the last arithmetic operation result in an overflow? Did it result in a carry from the most significant bit? Was the result of the previous operation a zero?
- These, in conjunction with branching, are essential to control the program based on the results of operations

- For example, if we want to run a loop ten times, we can repeat the code 10 times, which makes the code long
- It also allows no flexibility to run the code 12 times, if we desire it
- An alternative is to use a count (typically stored in a register) that is initialized to 10
- After one set of computations is over, the count can be reduced by 1
- The program can branch to the start of the computations if the count is still not zero
- It is clear that the second option results in shorter code
- Even better, if the count is initialized to 12 or 25, the code remains exactly the same

- Our simple processor has the following 4 flag bits: zero, carry, sign, and parity, with respective flags Z, C, S, and P
- The zero flag is set if the previous ALU operation produced an exact 0 as the result (i.e., if AR is zero)
- Similarly, the carry flag is set if the previous operation resulted in a carry-out or borrow-in from the most significant bit
- The S bit copies the sign bit of the last arithmetic operation and becomes 1 if the result was negative
- The parity bit counts the number of 1 bits in the result of the last operation
- If that number is odd, the parity bit is 1

 Instructions that do not use the ALU – such as the data movement instructions, branching instructions, and the like – do not change the flag values


 Some processors group all flags into a special register word known as the Program Status Word (PSW)

 Special instructions may move the PSW to or from internal registers or memory

This allows their manipulation as data


#### Jump instruction

- For the simple flag register defined, the <FL> flag for conditional instructions can take one of the following values: z, nz, c, nc, p, m, op
- These respectively stand for zero, non-zero, carry, no-carry, positive, minus, and odd-parity
- Zero condition is true when the Z bit is set and the non-zero condition is true otherwise
- Similarly, the carry and no-carry conditions are true when the C bit of the flags is 1 and 0 respectively
- The plus condition is true when the sign bit S is 0 and the minus condition is true otherwise
- The odd-parity condition is true if the flag bit P is 1



### Implementing the jump instruction

- To implement the jump function, we need to change the PC to the contents of the AR if the flag condition is satisfied
- If not, it should have no effect
- The conditional jump instructions use a modified control signal, labelled "End if <FL>'"
- This means that the End control signal is activated only if the selected flag is at a 0 level
- This is the case where the condition is not satisfied and hence the instruction has no impact




Assembly Instruction	Machine Code	Action
jmpd <fl> xx</fl>	EO-E7	[PC] ← xx if <fl> = 1</fl>
jmpr <fl></fl>	E8-EF	[PC] ← [AR] if <fl> = 1</fl>

Instruction	Instruction Control Signals	
jumpd <fl> xx</fl>	Ck 3: E <sub>PC</sub> , L <sub>MR</sub> , I <sub>PC</sub> , E <sub>FL</sub> , End if <fl>' Ck 4: RD, L<sub>PC</sub>, End</fl>	$S_{FL} \leftarrow \langle FL \rangle$
jmpr <fl></fl>	Ck 3: E <sub>FL</sub> , End if <fl>' Ck 4: E<sub>AR</sub>, L<sub>PC</sub>, End</fl>	$S_{FL} \leftarrow \langle FL \rangle$

### Implementing the jump instruction

- However, for instructions with immediate operands (such as jumpd), the next word has to be jumped over so that the PC points to the next real instruction
- At the same time, the value of PC should be incremented whether the value of flag is true or not
- Hence, the PC value is saved in MR and PC is incremented
- Then if the flag condition is satisfied, the value at the address is loaded into PC



Assembly Instruction	Machine Code	Action
jmpd <fl> xx</fl>	E0-E7	[PC] ← xx if <fl> = 1</fl>
jmpr <fl></fl>	E8-EF	$[PC] \leftarrow [AR] \text{ if } \langle FL \rangle = 1$

Instruction	Control Signals	Select Signals
jumpd <fl> xx</fl>	Ck 3: E <sub>PC</sub> , L <sub>MR</sub> , I <sub>PC</sub> , E <sub>FL</sub> , End if <fl>' Ck 4: RD, L<sub>PC</sub>, End</fl>	$S_{FL} \leftarrow \langle FL \rangle$
jmpr <fl> <math>\begin{array}{c} \mathrm{Ck} \ 3 \colon  E_{FL},  End  \mathrm{if}   &lt;\!FL\!\!&gt;' \\ \mathrm{Ck} \ 4 \colon  E_{AR},  L_{PC},  End \end{array}</math></fl>		$S_{FL} \leftarrow \langle FL \rangle$