


# AEC Assignment -5

- B. Khyathi Sri

2023102065

## Question -1

Given,  $\frac{W}{L} = \frac{1.8 \mu}{0.18 \mu}$



$V_{BS} = 0 \text{ Volt}$  (No Body Effect)

$V_{DS} = 0 \text{ to } 0.18 \text{ V}$  step size =  $0.01 \text{ V}$

$V_{GS} = 0 \text{ to } 1.8 \text{ V}$  step size =  $0.3 \text{ V}$

## Technology Parameters :

$\lambda (\text{LAMBDA}) = \frac{L}{2} = 0.09 \mu$

width -  $N = 1.8 \mu$

Source Area ( $A_S$ ) =  $(5)(1.8 \mu)(0.09 \mu) = 0.81 \mu\text{m}^2$

Drain Area ( $A_D$ ) =  $(5)(1.8 \mu)(0.09 \mu) = 0.81 \mu\text{m}^2$


$$\text{Drain Area (AD)} = (5) (1.8 \mu) (0.09 \mu) = 0.81 \mu\text{m}^2$$

$$\text{Source Perimeter (PS)} = 10 \lambda + 2w = 4.5 \mu\text{m}$$

$$\text{Drain Perimeter (PD)} = 10 \lambda + 2w = 4.5 \mu\text{m}$$

The plot of  $I_D$  vs  $V_{DS}$  is given below:

Here we sweep  $V_{DS}$  first and then the  $V_{GS}$ .



Monolithic MOSFET - M1

Model Name:	CMOSN	OK
Length(L):	0.18u	Cancel
Width(W):	1.8u	
Drain Area(AD):	0.81p	
Source Area(AS):	0.81p	
Drain Perimeter(PD):	4.5u	
Source Perimeter(PS):	4.5u	
No. Parallel Devices(M):		


CMOSN l=0.18u w=1.8u ad=0.81p as=0.81p pd=4.5u ps=4.5u

Question - 2

Given,  $W = 1.8 \mu$  ;  $L = 0.18 \mu$

$$V_{DS} = 50 \text{ mV}$$

$V_{BS} = 0 \text{ V}$  (No body effect)




$V_{GS}$  is swept from  
0 to 2.8 V with step of 0.001

### (a) Estimation of $V_T$

To calculate the value  $V_T$ , we find a point where the slope of  $I_{DS}$  vs  $V_{GS}$  is maximum.  
(It generally occurs in the linear mode).

Now, use the linear relation between  
 $I_D$ ,  $V_{GS}$  and slope of the line.



Blue graph —  $I_D$

Green graph — slope  $\frac{dI_D}{dV_{GS}}$

$$\text{Max slope} = 161.11 \mu\text{ohm}^{-1}$$

$$\text{Point at which max slope is obtained} = (718.418 \text{ mV}, 26.843 \mu\text{A})$$

In Linear Mode, 
$$I_D = \mu_n C_{ox} \frac{W}{L} \left[ (V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$I_D \propto (V_{GS} - V_T)$$

$$\Rightarrow I_D = (V_{GS} - V_T) \frac{d(I_D)}{d(V_{GS})}$$

$$26.843 \times 10^{-6} = (718.418 \times 10^{-3} - V_T) \times 161.11 \times 10^{-6}$$

$$\Rightarrow V_T = 718.418 \times 10^{-3} - 0.1666$$

$$\boxed{V_T = 0.55138 \text{ V}}$$

∴ The threshold voltage when  $V_{DS} = 50\text{mV}$  is  $0.551\text{ volt}$

Estimation of  $\mu_{Cox}$ :

Let,  $V_{GS} = 1\text{V}$

Here  $V_{GS} - V_T = 1 - 0.551$   
 $= 0.449 > 0.05$

$$V_{GS} - V_T > V_{DS}$$

∴ MOSFET is in Linear Mode.

Drain current in Linear Mode is given by

$$I_D = \mu_n C_{ox} \frac{W}{L} \left[ (V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

At  $V_{GS} = 1\text{V}$ ,  $I_D = 68.385 \mu\text{A}$

$$\Rightarrow 68.385 \times 10^{-6} = \mu_n C_{ox} \frac{\cancel{10} \mu}{\cancel{0.18} \mu} \left[ (1 - 0.551) 0.05 - \frac{(0.05)^2}{2} \right]$$

$$\mu_n C_{ox} = \frac{68.385 \times 10^{-6}}{10 \times (0.02245 - 0.00125)}$$

$$68.385 \times 10^{-6}$$

0.212

$$\mu_n C_{ox} = 322.570 \mu A/V^2$$

(b) At  $V_{DS} = 1.8V$

Here, the transistor is clearly in Saturation Mode.


Then, the current equation is like

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_T)^2$$

$$I_D \propto (V_{GS} - V_T)^2$$

$$\sqrt{I_D} \propto (V_{GS} - V_T) \quad \text{--- (1)}$$

Now obtain the maximum slope from the below plot of  $\frac{\partial \sqrt{I_D}}{\partial V_{GS}}$  vs  $V_{GS}$  plot.



From the plot,

$$\frac{\partial \sqrt{I_D}}{\partial (V_{GS})} = 36.27945 \text{ mA}^{1/2}/\text{V}$$

The maximum slope is obtained at a point where

$$I_D = 31.92352 \text{ } \mu\text{A} \text{ and,}$$

$$V_{GS} = 638.73745 \text{ mV}$$

$$\text{As, } \sqrt{I_D} \propto (V_{GS} - V_T)$$

$$\sqrt{I_D} = (V_{GS} - V_T) \frac{\partial \sqrt{I_D}}{\partial V_{GS}}$$

$$\sqrt{31.9235 \times 10^{-6}} = (0.6387 - V_T) 36.279 \times 10^{-3}$$

$$0.15579 = 0.6387 - V_T$$

$$\therefore V_T = 0.48296 \text{ V}$$

$V_{DS}$	$V_T$
50 mV	0.551 V
1.8 V	0.482 V

We can clearly see that there is a decrease in the threshold voltage ( $V_T$ ) as  $V_{DS}$  increases.

Reason:

When  $V_{DS}$  is increased, there is an occurrence of a second-order effect called Drain-Induced Barrier Lowering (DIBL) in transistors.

\* In saturation region, the velocity of the charge carriers gets saturated and for higher drain voltage pinch off region is effective as a result, we don't need much energy for inversion.

Hence,  $V_T$  is reduced.

\* Also, as  $V_{DS} \uparrow$ , it is like increasing the reverse bias voltage to an already reverse biased diode. This results in expansion of width of the depletion region, causing the voltage required to form an inversion layer to decrease.

Hence,  $V_T$  decreases.

---

---

Question - 3 :

Given  $\frac{W}{L} = \frac{0.18 \mu m}{0.18 \mu m}$

For NMOS Transistor,

Vary the value of  $V_{BS}$  from  $-0.9V$  to  $0.9V$ .



$V_{BS}$	$V_T$
-0.9 V	612.45 mV
0	488.86 mV
0.9 V	225.60 mV

In an NMOS Transistor,

When the Body Voltage is less than zero  $V_{BS} < 0$   
i.e., the p-substrate is negatively charged.

Here, the  $n^+$  regions and the p-substrate in the MOSFET are in reverse-bias.



As a result of this, the  $e^-$  are further pushed into the  $n^+$  regions. This makes it difficult for the channel formation and thus  $V_T$  increases.

Conversely, when  $V_{BS} > 0$ , the substrate and the  $n^+$  region are in forward bias. This makes more electrons being drawn out of the  $n^+$  substrate due to the positive charge accumulation at the substrate's bottom.

As a result, to enable conduction and fill the channel with  $e^-$ , a lower threshold value is needed. Thus,

$V_T$  decreases.

$$V_T = V_{T0} + \gamma \left[ \sqrt{2\phi_s + V_{SB}} - \sqrt{2\phi_s} \right]$$







For PMOS Transistor,

Vary the value of  $V_{BS}$  from -0.9V to 0.9V.

$V_{BS}$	$V_T$
----------	-------

-0.9 V	-229.23 mV
0	-486.850 mV
0.9 V	-649.8 mV



Explanation :

Here, we observe that as body-source voltage becomes more +ve, the



magnitude of  $V_f$  increases (for PMOS). This means that a more -ve voltage at the gate terminal is required to achieve the conduction in PMOS.

Let's consider the same capacitance as in NMOS, but now polarities are reversed. The gate and body terminals act ~~as~~ the negative plates of their respective capacitors, while the channel acts as positive plate. This reversal is due to the fact that PMOS transistors utilize holes as charge carriers.

When  $V_{GS} \uparrow$  (becomes more +ve), the conc of holes in the channel decreases since it acts as the positive plate of the capacitor. Consequently, a more -ve charge at the gate terminal is needed to attract more holes into the channel and achieve state of inversion.

#### Question 4 :

Given,



Here,

$$\frac{W}{L} = \frac{1 \mu\text{m}}{0.18 \mu\text{m}}$$


$$V_T = 0.48 \text{ V}$$

(from Q3 NMOS)

$$g_m = \frac{2 I_D}{(V_{GS} - V_T)}$$

The plot of  $g_m$  vs  $I_D$  is given below

The  $g_{m_{max}}$  is also plotted below.



Here ,  $g_{m_{max}} = 946.18263 \mu S$

To achieve  $4 \times g_{m_{max}}$  :

The parameters that we can change are  $w$  and  $l$ .

$$g_m = \mu_n C_{ox} \frac{w}{l} (V_{GS} - V_T)$$

\* But making a change in ' $l$ ' will also effect the  $V_T$  (threshold)



\* Hence, we can modify width of transistor


Here, as  $g_m \propto W$

To increase  $g_m$  by 4 times, width is increased by 4 times.

\* Hence,  $W_{\text{new}} = 4 \mu\text{m}$


$$\left( (g_m)_{\text{max}} \right)_{\text{new}} = 4 \times 946.182 \mu\text{S}^{-1} = 3.784 \text{ mS}^{-1}$$

calculated



$$L = 0.18 \mu\text{m}$$

$$W = 4 \mu\text{m}$$



## Experimental Result:


$$\left[ (g_m)_{\max} \right]_{\text{New}} = 4 \times g_{m_{\max}}$$

$$\boxed{\left[ (g_m)_{\max} \right]_{\text{New}} = 3.4878 \text{ m}\Omega^{-1}} \quad (\text{experimental})$$

The calculated and experimental results are almost similar.

## Question 5:


Given,




$$\frac{W}{L} = \frac{1 \mu\text{m}}{0.18 \mu\text{m}}$$


$$V_{DD} = 500 \text{ mV}$$

$$R_L = 1 \text{ k}\Omega$$







$$V_T = 0.485 \text{ V}$$



(a)







From the above graph, we can see that

$$(g_m)_{\max} = 573.0296 \mu A/V$$

$$\text{at } V_{GS} = 1.136 V$$

Cut-off Region:

The condn' for cut-off is

$$V_{GS} < V_{TH}$$

$$\text{But here } V_{GS} = 1.136 > V_{TH} = 0.48 V$$

Thus, cut off region can't be seen.

Saturation Region:

$$\text{For } V_{GS} < 1.1365272 V$$

the transistor is in saturation.

→ In saturation, the MOSFET is active, where drain current is very high and varies linearly with  $V_{GS}$ . As a result, transconductance increases, with high sensitivity.

### Triode Region:

For  $V_{GS} > 1.1365272 \text{ V}$

the transistor is in Linear Mode.


→ Generally, when MOSFET is in linear mode, it has low drain currents.

In this region, MOSFET operates as a voltage-controlled resistor, and its transconductance is lower than when in saturation, since  $I_D$  is low.

Here,

$$I_D = \mu_n C_{ox} \frac{W}{L} \left[ (V_{GS} - V_{TH}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

(b) Now,  $\frac{W}{L} = \frac{4 \mu\text{m}}{0.18 \mu\text{m}}$



Now,  $g_m$  value is obtained at  $V_{GS} = 877.9958 \text{ mV}$

$$g_m = 1.4893 \text{ m}\Omega^{-1}$$

For  $V_{GS} < 877.9958 \text{ mV}$

↳ transistor is in Saturation Mode

$V_{GS} > 877.9958 \text{ mV}$

↳ transistor is in Linear Mode

Trade - Offs :

Gain:

We know that  $\text{gain} \propto g_m$

$$g_m = \sqrt{2I_D \mu_n C_{ox} \frac{W}{L}}$$

$$g_m \propto \sqrt{W}$$

$$\Rightarrow \text{gain} \propto \sqrt{W}$$

Thus, as width  $\uparrow$ , gain also  $\uparrow$ .

$\therefore$  For  $W = 4 \mu\text{m}$ , the amplifier gain will be higher than at  $W = 1 \mu\text{m}$ .

Swing:

The input AC swing trade-off is impacted by the

the input AC swing trade-off is impacted by the changes in MOSFET's parameters.

Bias points may be encountered as the gain of the amplifier is increased, where the amplified sinusoidal signals crosses the MOSFET's ability to handle.

As a result, the MOSFET can switch to linear mode, which is inappropriate for an amplifier. To maintain amplifier performance, this trade-off between transconductance and AC swing needs to be carefully maintained.

→ Clipping occurs when output signal exceeds the upper or lower bounds of the amplifier, resulting in distortion.

Here, swing is more when  $w = 1\mu\text{m}$ .

### Bandwidth:

When width of MOSFET is increased, the gain increases, along with this there is also an increase in the capacitance.

$$w \uparrow \Rightarrow A \uparrow \Rightarrow C = \frac{\epsilon_0 A}{d}$$

$$\Rightarrow C \uparrow$$

∴ Overdrive Capacitance increases


⇒ As  $C \uparrow$ , the bandwidth decreases, which limits the range of frequencies over which

the amplifier can amplify the signals.

∴ In such a way, there is a trade-off between gain, swing and bandwidth when width of the MOSFET is adjusted.

### Question -6

Given,



$$R_L = 10 \text{ k}\Omega$$

Voltage gain,  $A_v > 5$

$$V_{G1s} - V_T = 200 \text{ mV} \quad (\text{overdrive voltage})$$

$$f = 100 \text{ Hz}$$

Let us begin by assuming

$$\text{Gain, } A_v = 10 \quad \text{--- Assumption 1}$$

$$\text{then } g_m R_L = 10$$



$$g_m = \frac{10}{10k\Omega}$$

$$g_m = 1m\Omega^{-1}$$

For MOSFET  $M_2$  :

$$V_{GS} = V_{DS}$$

$$V_{DS} - V_{GS} = 0 \geq -V_{TH}$$

$\therefore M_2$  is always in saturation Mode.

$$I_{D2} = I_{ref} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right)_2 (V_{GS2} - V_T)^2$$

For MOSFET  $M_1$  :

$$V_{GS} - V_T = 200mV$$

Even  $M_1$  is in saturation as

$$V_{DS} = V_{DD} - I_{ref} R_L$$

$$I_{D1} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right)_1 (V_{GS1} - V_T)^2$$

Since gate current of both Mosfets is 0

$$\Rightarrow V_{GS1} = V_{GS2}$$

Now,

$$\frac{I_{D1}}{I_{ref}} = \frac{\frac{1}{2} \cancel{\mu_n C_{ox}} \left(\frac{W}{L}\right)_1 (\cancel{V_{GS1}} - V_T)^2}{\frac{1}{2} \cancel{\mu_n C_{ox}} \left(\frac{W}{L}\right)_2 (\cancel{V_{GS2}} - V_T)^2}$$

(considering same technology parameters)

$$\Rightarrow \frac{I_D}{I_{ref}} = \frac{(W/L)_1}{(W/L)_2}$$

Consider that both MOSFETs are identical

Then,  $\boxed{I_{D1} = I_{ref}}$

— Assumption 2

Now,  $g_m = \frac{2 I_D}{V_{GS} - V_T}$

$$I_D = \frac{(1 \text{ m}\Omega^{-1}) \times (200 \text{ mV})}{2}$$

$$= 100 \times 10^{-6} \text{ A}$$

$$= 10^{-4} \text{ A}$$

$$\boxed{I_{ref} = I_D = 0.1 \text{ mA}} = 100 \mu\text{A}$$

Now, to find the technology parameters, let us take the value of  $\mu_n C_{ox}$  from previous question,

$$\mu_n C_{ox} = 322.570 \mu\text{A/V}^2 \quad \text{— Assumption 3}$$

$$g_m = \mu_n C_{ox} \left( \frac{W}{L} \right) (V_{GS} - V_T)$$

$$\frac{W}{L} = \frac{g_m}{\mu_n C_{ox} (V_{GS} - V_T)}$$

$$= \frac{10^{-3} 10^3}{322.570 \times 10^{-6} \times 0.2}$$

$$\boxed{\frac{W}{L} = 15.5}$$

let us take  $\boxed{L = 0.18 \mu\text{m}}$  — Assumption 4

$$\Rightarrow \boxed{W = 2.79 \mu\text{m}}$$

Next, Minimum input frequency,  $f = 100 \text{ Hz}$

$$f > \frac{1}{2\pi R_b C_b}$$

$$\text{let } C = 10 \text{ nF}$$

$$R_b C_b < \frac{1}{2\pi f}$$

$$R_b < \frac{1}{200\pi (10\text{n})}$$

$$R_b < \frac{5 \times 10^7}{\pi}$$

$$\text{let } \boxed{R_b = 5\text{M}\Omega}$$

$$\text{Total power consumed} = V_{DD} I$$



$$= V_{DD} (I_{ref} + I_D)$$

$$= V_{DD} (2I_D)$$

$$= 1.8 (2(0.1) \text{ m})$$

$$P_0 = 0.36 \text{ mW}$$

(a) Finally,

$$W = 2.79 \text{ } \mu\text{m}$$

$$L = 0.18 \text{ } \mu\text{m}$$

$$\lambda = \frac{L}{2} = 0.09 \text{ } \mu\text{m}$$

$$A_S = A_D = SW\lambda = 1.25 \text{ pm}^2$$

$$P_S = P_D = 10\lambda + 2W = 6.48 \text{ } \mu\text{m}$$

$$I_{ref} = 0.1 \text{ mA}$$


$$C_b = 10 \text{ pF}$$

$$R_b = 5 \text{ M}\Omega$$

$$\text{Power consumed} = 0.36 \text{ mW}$$

$$(b) \quad v_{in} = 10 \sin(2\pi(1000)t)$$

Given below is the plot of  $V_{out}$  vs time



Calculate the value of  $V_{out}$ :

$$\begin{aligned} V_{out} &= 846.66 \text{ mV} - 732.53 \text{ mV} \\ &= 114.1293 \text{ mV} \end{aligned}$$

$$V_{in} = 10 \text{ mV} \quad (\text{given})$$


$$\text{Gain} = \frac{V_{out}}{V_{in}} = \frac{114.12 \text{ mV}}{10 \text{ mV}}$$

$$\text{Gain} = 11.4$$

$$\text{Gain} \approx 10$$

which is almost closer to the gain value we have assumed.

(d) Plot of AC response ( $20\log|A_v|$  vs freq)



## Unity bandwidth frequency:

- This is a frequency where gain = 1
- This means that  $20 \left( \log \left| \frac{V_{out}}{V_{in}} \right| \right) = 0$
- But the above graph is never seen to be 0.
- Therefore, unity bandwidth frequency does not exist.

