
# AEC Assignment - 5

- B. Khyathi Sri 2023102065



## Technology Parameters:

$$\lambda (LAMBDA) = \frac{L}{2} = 0.09 \text{ M}$$


width N = 1.84

Source Persmeter (PS) = (6)(1.8 u)(0.09 u) = 0.81 pmSource Persmeter (PS) =  $(0) \times 10 \times 10 \times 10^{-1}$ Drain Perimeter (PD) =  $(0) \times 10 \times 10^{-1}$ 


The plot of In vs Vos is given below:

Here we sweep vos first and then the Vax.





Given, 
$$W = 1.8u$$
;  $L = 0.18 u$   
 $V_{DS} = 50 \text{ mV}$   
 $V_{BS} = 0 \text{ V}$  (No body effect)




VGS is sweeped from

0 to 2.8 V with step of 0.001

### (a) Estimation of UT

To calculate the value  $V_T$ , we find a find where the slope of  $T_{DS}$  vs  $V_{QS}$  is maximum. ( It generally occurs in the linear mode).

Now, use the linear relation between In, vas and slope of the line.



Max Mope = 161.11 Mohm<sup>-1</sup>

Point at which max slope is obtained = (718.918 mV, 26.843MA),

In Linear Mode, 
$$I_{D} = u_{D} C_{0x} \frac{\omega}{L} \left[ \left( V_{qx} - V_{T} \right) V_{Dx} - \frac{V_{Dx}}{2} \right]$$

$$I_{D} \propto \left( V_{qx} - V_{T} \right)$$

$$I_{D} = (V_{4s} - V_{7}) \frac{d(T_{0})}{d(V_{4s})}$$

$$V_{1} = 0.55138 V$$

Here 
$$V_{qs} - V_{T} = 1 - 0.551$$

$$= 0.449 > 0.05$$

$$V_{qs} - V_{T} > V_{0s}$$

" Mosfet is in Linear Mode.

Drain current in Linear Mode is given by

$$T_0 = \mathcal{L}_n C_{0x} \frac{w}{c} \left[ \left( V_{c_1 s} - V_{\Gamma} \right) V_{0s} - \frac{V_{0s}^2}{2} \right]$$

At Vas = 1v , ID = 68.385 MB

$$= ) \qquad 68.886 \times 10^{-6} = u_{11} \omega_{11} \qquad 0.05 \qquad (1-0.551) \ 0.05 \qquad - \left(0.05\right)^{2}$$

$$\mu_{n} c_{0x} = \frac{68.385 \times 10^{-6}}{10 \times \left(0.02245 - 0.00125\right)}$$


Here, the transistor is clearly in Saturation Mode.

Then, the current equation is like

$$I_{D} = \frac{1}{2} \mu_{n} \log \frac{w}{L} \left( V_{GS} - V_{T} \right)^{2}$$

Now obtain the maximum slope from the below plot of duto vs vas plot.

dvas



From the plot,

$$\frac{\partial \sqrt{\Gamma_0}}{\partial (V_{qs})} = 36.27945 \text{ maye/v}$$

The maximum slope is obtained at a point where

$$(\overline{1}_{D} = (V_{QS} - V_{\overline{1}}) \frac{d \sqrt{1}_{D}}{d V_{QS}}$$

$$\sqrt{31.9235 \times 10^{-6}} = (0.6387 - V_{\tau}) 36.279 \times 10^{-3}$$

$$0.15579 = 0.6387 - V_{T}$$

$$0.15579 = 0.6387 - V_{T}$$

$$U_{T} = 0.48296 V$$

V <sub>DS</sub>	V <sub>T</sub>
50mv	0.221 V
(-8V	0.482 V

We can clearly see that there is a decrease in the threshold Voltage (VT) as Vos increases.

#### Reason:

When Vos is increased, there is an occurrence of a second-order effect called Drain-Induced Barrier Lowering (DIBL) in transistors.

\* In saturation region, the velocity of the charge carriers gets saturated and for higher drain voltage pinch off region is effective as a result, we don't need much energy for inversion.

Itenee, Vo is reduced.

\* Also, as vps 1, it is like increasing the reverse bias voltage to an already reverse biased diode. This results in expansion of width of the depletion region, causing the voltage required to form an inversion layer to decrease.

Hence, VT decreases.

### Question -3:

Given 
$$\frac{W}{L} = \frac{0.18 \text{ } \text{um}}{0.18 \text{ } \text{um}}$$

For NMOS Transistor,

Vary the value of VBS from -0.98 to 0.98.

VBS	V <sub>T</sub>
-0.9 v	612.45 mV
0	488.86 mV
0.9 V	225.60 mV

#### In an NMOS Transistor,

when the Body Voltage is less than zero  $V_{BS} < 0$  i.e., the p-substrate is negetively charged.


Here, the  $n^+$  regions and the p-substate in the MOSFET ove in veverse—bias.


As a result of this, the  $e^{\Theta}$  are further pushed into the  $n^{+}$  regions. This makes it difficult for the channel hormation and thus  $V_{T}$  increases.

Conversely, when  $V_{BS} > 0$ , the substrate and the  $n^{+}$  region are in forward bias. This makes more electrons being drawn out of the  $n^{+}$  substrate due to the positive charge accumulation at the substrate's bottom. As a result, to enable conduction and fill the channel with  $e^{\Theta}$ , a lower threshold value is needed. Thus,

V<sub>T</sub> decreases.

$$V_{T} = V_{T_0} + \gamma \left[ \sqrt{2 \phi_{\varsigma} + V_{\varsigma B}} - \sqrt{2 \phi_{\varsigma}} \right]$$






#### For PMOS Transistor,

Vary the value of VBS from -0.98 to 0.98.

V<sub>BS</sub> V<sub>T</sub>

	2
-0.9 v	-229.23 mV
0	_486, 850 MV
0.9	-649.8 mV



# Explanation:

Here, we observe that as body-source voltage becomes more tre, the


magnitude of V<sub>t</sub> increases (for PMBS). This means that a more -ve voltage at the gate terminal 8s required to achieve the conduction in PMBS.


Let's consider the same capacitance as in NMDS, but now polarities are reversed. The gate and body terminals act as the negetive plates of their respective capacitors, while the channel outs as positive plate. This reversal is due to the fact that PMDS transistors utilize these as charge earriers.

When VBS T (becomes more tre), the conc of holes in the channel decreases since it acts as the positive plate of the capacitor. Consequently, a more -re change at the gate terminal is needed to attract wore holes into the channel and achieve state of inversion.

#### Question 4:

Given,





Here,


M = 1 mm

 $V_{i} = 0.48 \text{ V}$ (from Q3 NMOS)

$$g_m = \frac{2I_0}{(V_{qs}-V_T)}$$

The plot of gm vs To is given below

The gromax is also plotted below.



To achieve 4 x gmax:

The parameters that we can change are wand 1.

\* But making a change in 'L' will also effect the  $V_T$  (threshold)

Hence, we can modify width of transistor Here, as gm & W To increase gm by 4 times, width is increased by 4 times. Hence, \* WNEW 4 um =  $4 \times 946.182 \text{ M/J}^{-1}$ =  $3.784 \text{ m/J}^{-1}$ calculated × Monolithic MOSFET - M1 Model Name: **CMOSN** Length(L): 0.18u Cancel Width(W): 4u Drain Area(AD): 0.45p L = 0.18 UM Source Area(AS): 0.45p W = 4 m Drain Perimeter(PD): 2.9u Source Perimeter(PS): 2.9u No. Parallel Devices(M): CMOSN I=0.18u w=4u ad=0.45p as=0.45p pd=2.9u ps=2.9u 3.6mΩ-1 .3mΩ-1 3.0mΩ-1 2.7mΩ-1 .4mΩ-1 .1mQ-1 .8mΩ-1-.5mQ-1 .9mQ-1 4.raw Cursor 1 2"3d(M1)/(V(VGS)-0.48) param width\_N=1u Horz: 3.7562107mA Vert: 3.4878057mΩ-1 .include "C:\Users\prave\Downloads\TSMC\_180nm.txt"

$$\begin{bmatrix}
(9m)_{\text{max}} \\
\text{New}
\end{bmatrix} = 4 \times 9m_{\text{max}}$$


$$\begin{bmatrix}
(9m)_{\text{max}} \\
\text{New}
\end{bmatrix} = 3.4878 \text{ m.s.}^{-1}$$

$$\begin{bmatrix}
(9m)_{\text{max}} \\
\text{New}
\end{bmatrix} = 3.4878 \text{ m.s.}^{-1}$$


The calculated and experimental results are almost similar.

### Question 5:


#### Given,




$$V_T = 0.485 \text{ V}$$



### (a)





From the above graph, we can see that

Cut-off Region:

The condn' for cut-off is

VGL C VTH

But here VGS = 1.136 > VTH = 0.48 V

Thus, cut off region can't be seen.

Saturation Region:

For Vys < 1-1365272 V

the translator is in saturation.

→ In saturation, the MOSFET is active, where drain unrent is very high and varies linearly with Vas. As a result, transconductance increases, with high sensitivity.

### Triode Region:


the transistor is in Linear Mode.

-> Generally, when Mosfet is in linear mode, it has low drain currents.

In this region, MDSFET operates as a voltagecontrolled resistor, and its transconductance is lower than when in saturation, since Iois lun.

Here,
$$T_{D} = u_{n} c_{0x} \frac{\omega}{L} \left[ \left( V_{CLS} - V_{TH} \right) V_{DS} - \frac{V_{DS}^{2}}{2} \right]$$

(b) Now, 
$$\frac{W}{L} = \frac{4um}{0.18 \mu m}$$



Now, 
$$q_m$$
 value is obtained at  $V_{qs} = 877.9958 \text{ mV}$ 

$$q_m = 1.4893 \text{ m} \text{ m}^{-1}$$

L transistor is in Saturation Mode

Vas > 877. 9958 mv

L transistor is in Linear Mode

Trade - Offs:

Gain:

we know that gain a gm

$$gm = \sqrt{2 I_D U_n lox w}$$

gm a Tw

Thu, as width 1, gain also 1.

" For w= 4um, the amplifier gain will be higher than at w= 1um.

Swing:

The input AC swips trade -M is impacted by the

changes in MOSFET's parameters.

Bias points may be encountered as the gain of the amplified sinusoidal signals crosses the MOSFET's ability to handle.

As a result, the Mosfet can switch to linear mode, which is inappropriate for an amplifier. To maintain amplifier performance, this trade-off between transconductance and AC swing needs to be carefully maintained.

→ Clipping occurs when output signal exceeds the upper or lower bounds of the amplifier, resulting in distortion.

Here, swing is more when w=1um.

#### Band Width:

When width of Morfet is increased, the gain increases, along with this there is also an increase in the capacitance.

$$W\uparrow =) A\uparrow = C = \frac{\xi_0 A}{d}$$

⇒ c↑


.. Overdrive Capacitanu increases

⇒ As (1), the <u>bandwidth dureases</u>, which limits the range of frequencies over which

the amplifier can amplify the signals.

% In such a way, there is a trade-off between gain, swing and bandwidth when width of the MOSFET is adjusted.

### Question -6



R<sub>l</sub> = 10 kr Voltage gain, A<sub>v</sub> > 5

 $V_{CLS} - V_T = 200 \text{ mV} \quad \text{(overdrive voltage)}$ f = 100 Hz

Let us begin by assuming

Crain, Av = 10 — Assumption 1

then  $q_m R_L = \omega$ 

$$g_{m} = \frac{10}{10kn}$$

$$\underline{\Gamma}_{0}$$
 =  $\underline{\Gamma}_{rel}$  =  $\underline{\Gamma}_{rel}$  Lox  $\left(\frac{W}{L}\right)_{2} \left(V_{G,s} - V_{T}\right)_{2}$ 

$$T_{0_1} = \frac{1}{2} u_n \omega_x \left(\frac{w}{c}\right)_1 \left(v_{qs_1} - v_{\bar{1}}\right)_2$$

Now,
$$\frac{\Gamma_{D}}{\Gamma_{rel}} = \frac{1}{2} \frac{1}{2} \frac{1}{2} \frac{1}{2} \left( \frac{W}{L} \right) \left( \frac{V_{GR} - V_{I}}{V_{I}} \right)$$

(considering same technology parameters)

$$= \frac{1}{T_{\text{ref}}} = \frac{\left(W/L\right)_{1}}{\left(W/L\right)_{2}}$$

Consider that both MOSFETs are identical

Then, 
$$T_0 = T_{rel}$$
 Assumption 2

$$T_0 = \left( \frac{1 \text{ m s}^{-1} \text{ x } \left( 200 \text{ mv} \right) \right)$$

= 
$$100 \times 10^{-6}$$
 A

Now, to find the technology parameters, let us take the value of un Cox from previous question,

$$\frac{W}{W} = \frac{m}{m}$$

322.570 x 10 6 x 0.2

$$\frac{W}{L} = 15.5$$

let us take 
$$L = 0.18 \, \mu m$$
 A ssumption 4

Next, Minimum input Requency, f = 100 Hz

Total power consumed = Voo I

$$= V_{DD} \left( I_{rel} + I_{D} \right)$$

$$= V_{DD} \left( 2 I_{D} \right)$$

$$= 1.8 \left( 2 (0.1) m \right)$$

$$P_{0} = 0.36 mW$$

(a) Finally,

L = 0.18 MM

$$\lambda = \frac{L}{2} = 0.09 \, \mu m$$

Iry = D.IMA


Cb = lope

Rb = 5Mr

Power consumed = 0.36mV

(b) 
$$V_{in} = 10 \sin(2\pi(1000)t)$$

Given below is the plot of Vout us time




$$V_{out} = 846.66 \text{ mV} - 132.53 \text{ mV}$$
  
= 114.1293 mV

Gain = 
$$\frac{\text{Vout}}{\text{Vin}}$$
 =  $\frac{114.12 \text{ mW}}{10 \text{ mW}}$ 

Gain & 10

which is almost doser to the gain value we have assumed.

# (d) Plot of Ac response (20log/Av) vs freq)



# Unity bandwidth frequency:

- -> The ic a frequency where gain = 1
- -> This means that  $20(\log | \frac{Vout}{Vin} |) = 0$
- → But the above graph & never seen to be 0.
- -> Therefore, unity bandwidth frequency does not exist.

