

# Lecture 21 – Registers and Counters 1

Dr. Aftab M. Hussain,  
Assistant Professor, PATRIOT Lab, CVEST

Chapter 6


# Registers and counters

---

- A *register* is a group of flip-flops, each one of which shares a common clock and is capable of storing one bit of information
- An  $n$ -bit register consists of a group of  $n$  flip-flops capable of storing  $n$  bits of binary information
- A *counter* is essentially a register that goes through a predetermined sequence of binary states
- The counter circuit is designed in such a way as to produce the prescribed sequence of states
- Although counters are a special type of register, it is common to differentiate them by giving them a different name


# Registers

- Consider a register constructed with four  $D$ -type flip-flops to form a four-bit data storage register
- The common clock input triggers all flip-flops on the positive edge of each pulse, and the binary data available at the four inputs are transferred into the register
- The value of  $(I_3, I_2, I_1, I_0)$  immediately before the clock edge determines the value of  $(A_3, A_2, A_1, A_0)$  after the clock edge



# Registers

- The four outputs can be sampled at any time to obtain the binary information stored in the register
- The input *Clear\_b* goes to the active-low *R* (reset) input of all four flip-flops
- When this input goes to 0, all flip-flops are reset asynchronously
- The *Clear\_b* input is useful for clearing the register to all 0's prior to its clocked operation
- The *R* inputs must be maintained at logic 1 (i.e., de-asserted) during normal clocked operation



# Registers with load input


- Synchronous digital systems have a master clock generator that supplies a continuous train of clock pulses
- The pulses are applied to all flip-flops and registers in the system
- The master clock acts like a drum that supplies a constant beat to all parts of the system (like the heart-beat of the processor)
- However, we might not be interested in changing data in the register every time, in some cases, we may want to keep the data unchanged
- A separate control signal must be used to decide which register operation will execute at each clock pulse
- The transfer of new information into a register is referred to as *loading* or *updating* the register

# Registers with load input

- In this configuration, if the contents of the register must be left unchanged, the inputs must be held constant, or the clock must be inhibited from the circuit
- However, inserting gates into the clock path is ill advised because it means that logic is performed with clock pulses
- The insertion of logic gates produces uneven propagation delays between the master clock and the inputs of flip-flops
- To fully synchronize the system, we must ensure that all clock pulses arrive at the same time anywhere in the system, so that all flip-flops trigger simultaneously
- For this reason, it is advisable to control the operation of the register with the  $D$  inputs, rather than controlling the clock in the  $C$  inputs of the flip-flops
- This creates the effect of a gated clock, but without affecting the clock path of the circuit


# Registers with load input

- A four-bit data-storage register with a load control input is as shown
- The additional gates implement a two-channel mux whose output drives the input to the register with either the data bus or the output of the register
- When the load input is 0, the data at the four external inputs are transferred into the register with the next positive edge of the clock
- When the load input is 1, the outputs of the flip-flops are connected to their respective inputs
- The feedback connection from output to input is necessary because a *D* flip-flop does not have a “no change” condition



# Shift register

- A register capable of shifting the binary information held in each cell to its neighboring cell, in a selected direction, is called a *shift register*
- The logical configuration of a shift register consists of a chain of flip-flops in cascade, with the output of one flip-flop connected to the input of the next flip-flop
- All flip-flops receive common clock pulses, which activate the shift of data from one stage to the next





# Shift register with load input

- Sometimes it is necessary to control the shift so that it occurs only with certain pulses, but not with others
- Recirculate the output of each cell back through a two-channel mux whose output is connected to the input of the cell
- When the clock action is not suppressed, the other channel of the mux provides a datapath to the cell

