Skip to content
This repository has been archived by the owner on Oct 2, 2020. It is now read-only.

Commit

Permalink
Fix the package size of TFBGA-216
Browse files Browse the repository at this point in the history 
It's 13x13, not 16x16.
  • Loading branch information
@Ratfink
Ratfink committed Apr 25, 2018
1 parent b6b779b commit d9a4114
Show file tree
Hide file tree
Showing 2 changed files with 30 additions and 30 deletions.
24 changes: 12 additions & 12 deletions MCU_ST_STM32F4.lib
View file
Expand Up @@ -8341,11 +8341,11 @@ ENDDEF
DEF STM32F429NEHx U 0 20 Y Y 1 F N
F0 "U" -1500 5150 50 H V L CNN
F1 "STM32F429NEHx" 1200 5150 50 H V L CNN
F2 "Package_BGA:TFBGA-216_16x16mm_Layout15x15_P0.8mm" -1500 -5100 50 H I R CNN
F2 "Package_BGA:TFBGA-216_13x13mm_Layout15x15_P0.8mm" -1500 -5100 50 H I R CNN
F3 "" 0 0 50 H I C CNN
ALIAS STM32F429NGHx
$FPLIST
TFBGA*16x16mm*Layout15x15*P0.8mm*
TFBGA*13x13mm*Layout15x15*P0.8mm*
$ENDFPLIST
DRAW
S -1500 -5100 1400 5100 0 1 10 f
Expand Down Expand Up @@ -8573,10 +8573,10 @@ ENDDEF
DEF STM32F429NIHx U 0 20 Y Y 1 F N
F0 "U" -1500 5150 50 H V L CNN
F1 "STM32F429NIHx" 1200 5150 50 H V L CNN
F2 "Package_BGA:TFBGA-216_16x16mm_Layout15x15_P0.8mm" -1500 -5100 50 H I R CNN
F2 "Package_BGA:TFBGA-216_13x13mm_Layout15x15_P0.8mm" -1500 -5100 50 H I R CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
TFBGA*16x16mm*Layout15x15*P0.8mm*
TFBGA*13x13mm*Layout15x15*P0.8mm*
$ENDFPLIST
DRAW
S -1500 -5100 1400 5100 0 1 10 f
Expand Down Expand Up @@ -11356,11 +11356,11 @@ ENDDEF
DEF STM32F439NGHx U 0 20 Y Y 1 F N
F0 "U" -1500 5150 50 H V L CNN
F1 "STM32F439NGHx" 1200 5150 50 H V L CNN
F2 "Package_BGA:TFBGA-216_16x16mm_Layout15x15_P0.8mm" -1500 -5100 50 H I R CNN
F2 "Package_BGA:TFBGA-216_13x13mm_Layout15x15_P0.8mm" -1500 -5100 50 H I R CNN
F3 "" 0 0 50 H I C CNN
ALIAS STM32F439NIHx
$FPLIST
TFBGA*16x16mm*Layout15x15*P0.8mm*
TFBGA*13x13mm*Layout15x15*P0.8mm*
$ENDFPLIST
DRAW
S -1500 -5100 1400 5100 0 1 10 f
Expand Down Expand Up @@ -13989,11 +13989,11 @@ ENDDEF
DEF STM32F469NEHx U 0 20 Y Y 1 F N
F0 "U" -1600 5150 50 H V L CNN
F1 "STM32F469NEHx" 1300 5150 50 H V L CNN
F2 "Package_BGA:TFBGA-216_16x16mm_Layout15x15_P0.8mm" -1600 -5100 50 H I R CNN
F2 "Package_BGA:TFBGA-216_13x13mm_Layout15x15_P0.8mm" -1600 -5100 50 H I R CNN
F3 "" 0 0 50 H I C CNN
ALIAS STM32F469NGHx
$FPLIST
TFBGA*16x16mm*Layout15x15*P0.8mm*
TFBGA*13x13mm*Layout15x15*P0.8mm*
$ENDFPLIST
DRAW
S -1600 -5100 1500 5100 0 1 10 f
Expand Down Expand Up @@ -14221,10 +14221,10 @@ ENDDEF
DEF STM32F469NIHx U 0 20 Y Y 1 F N
F0 "U" -1600 5150 50 H V L CNN
F1 "STM32F469NIHx" 1300 5150 50 H V L CNN
F2 "Package_BGA:TFBGA-216_16x16mm_Layout15x15_P0.8mm" -1600 -5100 50 H I R CNN
F2 "Package_BGA:TFBGA-216_13x13mm_Layout15x15_P0.8mm" -1600 -5100 50 H I R CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
TFBGA*16x16mm*Layout15x15*P0.8mm*
TFBGA*13x13mm*Layout15x15*P0.8mm*
$ENDFPLIST
DRAW
S -1600 -5100 1500 5100 0 1 10 f
Expand Down Expand Up @@ -16004,11 +16004,11 @@ ENDDEF
DEF STM32F479NGHx U 0 20 Y Y 1 F N
F0 "U" -1600 5150 50 H V L CNN
F1 "STM32F479NGHx" 1300 5150 50 H V L CNN
F2 "Package_BGA:TFBGA-216_16x16mm_Layout15x15_P0.8mm" -1600 -5100 50 H I R CNN
F2 "Package_BGA:TFBGA-216_13x13mm_Layout15x15_P0.8mm" -1600 -5100 50 H I R CNN
F3 "" 0 0 50 H I C CNN
ALIAS STM32F479NIHx
$FPLIST
TFBGA*16x16mm*Layout15x15*P0.8mm*
TFBGA*13x13mm*Layout15x15*P0.8mm*
$ENDFPLIST
DRAW
S -1600 -5100 1500 5100 0 1 10 f
Expand Down
36 changes: 18 additions & 18 deletions MCU_ST_STM32F7.lib
View file
Expand Up @@ -4840,10 +4840,10 @@ ENDDEF
DEF STM32F746NEHx U 0 20 Y Y 1 F N
F0 "U" -1500 5150 50 H V L CNN
F1 "STM32F746NEHx" 1200 5150 50 H V L CNN
F2 "Package_BGA:TFBGA-216_16x16mm_Layout15x15_P0.8mm" -1500 -5100 50 H I R CNN
F2 "Package_BGA:TFBGA-216_13x13mm_Layout15x15_P0.8mm" -1500 -5100 50 H I R CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
TFBGA*16x16mm*Layout15x15*P0.8mm*
TFBGA*13x13mm*Layout15x15*P0.8mm*
$ENDFPLIST
DRAW
S -1500 -5100 1400 5100 0 1 10 f
Expand Down Expand Up @@ -5071,10 +5071,10 @@ ENDDEF
DEF STM32F746NGHx U 0 20 Y Y 1 F N
F0 "U" -1500 5150 50 H V L CNN
F1 "STM32F746NGHx" 1200 5150 50 H V L CNN
F2 "Package_BGA:TFBGA-216_16x16mm_Layout15x15_P0.8mm" -1500 -5100 50 H I R CNN
F2 "Package_BGA:TFBGA-216_13x13mm_Layout15x15_P0.8mm" -1500 -5100 50 H I R CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
TFBGA*16x16mm*Layout15x15*P0.8mm*
TFBGA*13x13mm*Layout15x15*P0.8mm*
$ENDFPLIST
DRAW
S -1500 -5100 1400 5100 0 1 10 f
Expand Down Expand Up @@ -6755,10 +6755,10 @@ ENDDEF
DEF STM32F756NGHx U 0 20 Y Y 1 F N
F0 "U" -1500 5150 50 H V L CNN
F1 "STM32F756NGHx" 1200 5150 50 H V L CNN
F2 "Package_BGA:TFBGA-216_16x16mm_Layout15x15_P0.8mm" -1500 -5100 50 H I R CNN
F2 "Package_BGA:TFBGA-216_13x13mm_Layout15x15_P0.8mm" -1500 -5100 50 H I R CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
TFBGA*16x16mm*Layout15x15*P0.8mm*
TFBGA*13x13mm*Layout15x15*P0.8mm*
$ENDFPLIST
DRAW
S -1500 -5100 1400 5100 0 1 10 f
Expand Down Expand Up @@ -8166,11 +8166,11 @@ ENDDEF
DEF STM32F765NGHx U 0 20 Y Y 1 F N
F0 "U" -1500 5150 50 H V L CNN
F1 "STM32F765NGHx" 1200 5150 50 H V L CNN
F2 "Package_BGA:TFBGA-216_16x16mm_Layout15x15_P0.8mm" -1500 -5100 50 H I R CNN
F2 "Package_BGA:TFBGA-216_13x13mm_Layout15x15_P0.8mm" -1500 -5100 50 H I R CNN
F3 "" 0 0 50 H I C CNN
ALIAS STM32F765NIHx
$FPLIST
TFBGA*16x16mm*Layout15x15*P0.8mm*
TFBGA*13x13mm*Layout15x15*P0.8mm*
$ENDFPLIST
DRAW
S -1500 -5100 1400 5100 0 1 10 f
Expand Down Expand Up @@ -9423,11 +9423,11 @@ ENDDEF
DEF STM32F767NGHx U 0 20 Y Y 1 F N
F0 "U" -1500 5150 50 H V L CNN
F1 "STM32F767NGHx" 1200 5150 50 H V L CNN
F2 "Package_BGA:TFBGA-216_16x16mm_Layout15x15_P0.8mm" -1500 -5100 50 H I R CNN
F2 "Package_BGA:TFBGA-216_13x13mm_Layout15x15_P0.8mm" -1500 -5100 50 H I R CNN
F3 "" 0 0 50 H I C CNN
ALIAS STM32F767NIHx
$FPLIST
TFBGA*16x16mm*Layout15x15*P0.8mm*
TFBGA*13x13mm*Layout15x15*P0.8mm*
$ENDFPLIST
DRAW
S -1500 -5100 1400 5100 0 1 10 f
Expand Down Expand Up @@ -11316,10 +11316,10 @@ ENDDEF
DEF STM32F769NGHx U 0 20 Y Y 1 F N
F0 "U" -1600 5150 50 H V L CNN
F1 "STM32F769NGHx" 1300 5150 50 H V L CNN
F2 "Package_BGA:TFBGA-216_16x16mm_Layout15x15_P0.8mm" -1600 -5100 50 H I R CNN
F2 "Package_BGA:TFBGA-216_13x13mm_Layout15x15_P0.8mm" -1600 -5100 50 H I R CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
TFBGA*16x16mm*Layout15x15*P0.8mm*
TFBGA*13x13mm*Layout15x15*P0.8mm*
$ENDFPLIST
DRAW
S -1600 -5100 1500 5100 0 1 10 f
Expand Down Expand Up @@ -11547,10 +11547,10 @@ ENDDEF
DEF STM32F769NIHx U 0 20 Y Y 1 F N
F0 "U" -1600 5150 50 H V L CNN
F1 "STM32F769NIHx" 1300 5150 50 H V L CNN
F2 "Package_BGA:TFBGA-216_16x16mm_Layout15x15_P0.8mm" -1600 -5100 50 H I R CNN
F2 "Package_BGA:TFBGA-216_13x13mm_Layout15x15_P0.8mm" -1600 -5100 50 H I R CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
TFBGA*16x16mm*Layout15x15*P0.8mm*
TFBGA*13x13mm*Layout15x15*P0.8mm*
$ENDFPLIST
DRAW
S -1600 -5100 1500 5100 0 1 10 f
Expand Down Expand Up @@ -12408,10 +12408,10 @@ ENDDEF
DEF STM32F777NIHx U 0 20 Y Y 1 F N
F0 "U" -1500 5150 50 H V L CNN
F1 "STM32F777NIHx" 1200 5150 50 H V L CNN
F2 "Package_BGA:TFBGA-216_16x16mm_Layout15x15_P0.8mm" -1500 -5100 50 H I R CNN
F2 "Package_BGA:TFBGA-216_13x13mm_Layout15x15_P0.8mm" -1500 -5100 50 H I R CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
TFBGA*16x16mm*Layout15x15*P0.8mm*
TFBGA*13x13mm*Layout15x15*P0.8mm*
$ENDFPLIST
DRAW
S -1500 -5100 1400 5100 0 1 10 f
Expand Down Expand Up @@ -13832,10 +13832,10 @@ ENDDEF
DEF STM32F779NIHx U 0 20 Y Y 1 F N
F0 "U" -1600 5150 50 H V L CNN
F1 "STM32F779NIHx" 1300 5150 50 H V L CNN
F2 "Package_BGA:TFBGA-216_16x16mm_Layout15x15_P0.8mm" -1600 -5100 50 H I R CNN
F2 "Package_BGA:TFBGA-216_13x13mm_Layout15x15_P0.8mm" -1600 -5100 50 H I R CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
TFBGA*16x16mm*Layout15x15*P0.8mm*
TFBGA*13x13mm*Layout15x15*P0.8mm*
$ENDFPLIST
DRAW
S -1600 -5100 1500 5100 0 1 10 f
Expand Down

0 comments on commit d9a4114

Please sign in to comment.