





Signal Name	Signal Values	
MYIRD/2	0	; 0,0,IR[15:12]
		(· · · / · / · · · · · · · · · · · · ·
	_	; fetch(F) == 0: 1,1,IR[15:14],0,IR[12]
	1	; fetch(F) == 1: 33
		; !MDR[3]&PSR[15] == 0: 63
	2	; !MDR[3]&PSR[15] == 1: 61
	COND0~COND	
	3	; Original Cond Signal
COND(COND2/1, COND1, COND0)	COND5	; Protection Exception
	COND6	; Unaligned Access
	COND7	; Interrupt
LD.SSP/1	NO, LOAD	
LD.VECTOR/1	NO, LOAD	
LD.PSR/1	NO, LOAD	
LD.PSR15/1	NO, LOAD	
GateVector/1	NO, YES	
GatePSR/1	NO, YES	
PCMUX1/1	PC	; Select PC
	PC-2	; Select PC-2
REGSRCMUX/1	BUS	; Select value from bus
	SSP	; Select value from SSP register
INCDECMUX/2	0, 1	; Select SR1OUT
	2	; Select SR1OUT - 2
	3	; Select SR1OUT + 2
	0	; Select timer interrupt vector
VECTORMUX/3	1	; Select page fault exception vector
	2	; Select unaligned-access exception vector
	3	; Select protection exception vector
	4	; Select unknown-opcode exception vector
SR1OUTMUX	0 1	; Select data from output of INCDECMUX ; Select data from SEXT&LSHF1ed vector
	0	; Select data from the output of SR2MUX
BASEADDRMUX	1	; Select 0x0200
	0	; Select value 1
PSR15MUX	1	; Select value 1
	0	; Select value o
DRMUX1	_	; Select 110
	0	; Select 110 ; Select value from output of SR1MUX
SR1MUX1	1	; Select 110
LD.VA	NO, LOAD	, select 110
LD.VA LD.MR	NO, LOAD	; Load (M)odify bit and R(eference) bit
LD.F	NO, LOAD	; Load F(etch) register
LU.F	0	; Indicate this memory access is not a fetch
FMUX	1	; Indicate this memory access is not a fetch
	_	, maleute tins memory access is a retell