CPU: STM32F207ZGT/STM32F407ZGT 144PIN







Boot from User Flash (Default Setting)

Boot from system memory can using USART1 (PA9/PA10), USART3 (PC10/PC11 or PB10/PB11), CAN2 (PB5/PB13), USB OTG FS in Device mode (PA11/PA12) through DFU

TFT LCD FPC



CMD ADDRESS: 0x6C00 0000H
DATA ADDRESS: 0x6C00 0002H

SWD



CAPACITOR



VDDA AND VREF



JTAG PULL UP/DOWN



Full SWJ (JTAG-DP + SW-DP) but without NJTRST

TITLE

SZW-STM32F207ZGT
SZW-STM32F407ZGT

www.armjishu.com

SHEET 1 OF 3

REV V02

FLASH AND SRAM



10M/100M ETHERNET RMII MODE(Auto-MDIX)



POWER LED



USER LED



USER KEY

TITLE

SZW-STM32F207ZGT

SZW-STM32F407ZGT

www.armjishu.com

SHEET 1 OF 3

REV V02

EXPANSION INTERFACE







USB HS HOST & DEVICE



USB FS HOST & DEVICE



+5V to +3.3V



CAMERA



Beside Boot Mode pin
(J1.40 & J1.42 pin)



TTL Uart pins
(J2.31 & J2.33)

TITLE

SZW-STM32F207ZGT
SZW-STM32F407ZGT

www.armjishu.com

SHEET 1 OF 3

REV V02