

# 256K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V SUPPLY

**JUNE 2003** 

#### **FEATURES**

- High-speed access time: 10, 12 ns
- · CMOS low power operation
- Low stand-by power: Less than 5 mA (typ.) CMOS stand-by
- TTL compatible interface levels
- Single 3.3V power supply
- Fully static operation: no clock or refresh required
- Three state outputs
- Data control for upper and lower bytes
- Industrial temperature available
- Temperature Offerings:

Option A1: -40°C to +85°C

Option A2: -40°C to +105°C

Option A3: -40°C to +125°C

#### **DESCRIPTION**


The *ISSI* IS64LV25616AL is a high-speed, 4,194,304-bit static RAM organized as 262,144 words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When  $\overline{\text{CE}}$  is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs,  $\overline{CE}$  and  $\overline{OE}$ . The active LOW Write Enable ( $\overline{WE}$ ) controls both writing and reading of the memory. A data byte allows Upper Byte ( $\overline{UB}$ ) and Lower Byte ( $\overline{LB}$ ) access.

The IS64LV25616AL is packaged in the JEDEC standard 44-pin TSOP Type II and 48-pin Mini BGA (8mm x 10mm).

#### **FUNCTIONAL BLOCK DIAGRAM**




Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.



#### TRUTH TABLE

						I/O PIN				
Mode	WE	CE	ŌĒ	<u>ΓΒ</u>	ŪΒ	1/00-1/07	I/O8-I/O15	V <sub>DD</sub> Current		
Not Selected	Х	Н	Х	Х	Х	High-Z	High-Z	ISB1, ISB2		
Output Disabled	H X	L L	H X	X H	X H	High-Z High-Z	High-Z High-Z	Icc		
Read	H H H	L L L	L L L	L H L	H L L	Douт High-Z Douт	High-Z Douт Douт	Icc		
Write	L L L	L L L	X X X	X L H Dın X H L High-Z		High-Z	High-Z Dın Dın	lcc		

# PIN CONFIGURATIONS 44-Pin TSOP (Type II)




#### **PIN DESCRIPTIONS**

A0-A17	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
<u>IB</u>	Lower-byte Control (I/O0-I/O7)
<del>UB</del>	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground



## **PIN CONFIGURATIONS**

# 48-Pin mini BGA



#### **PIN DESCRIPTIONS**

A0-A17	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
ŪB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground



#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.5 to VDD+0.5	V	
VDD	VDD Related to GND	-0.3 to +4.0	V	
Тѕтс	Storage Temperature	-65 to +150	°C	
PT	Power Dissipation	1.0	W	

#### Note:

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
reliability.

#### **OPERATING RANGE**

Options	Ambient Temperature	V <sub>DD</sub>	
A1	-40°C to +85°C	3.3V +10%, -5%	
A2	-40°C to +105°C	3.3V +10%, -5%	
A3	–40°C to +125°C	3.3V +10%, -5%	

#### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	<b>Test Conditions</b>	Options	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}$		2.4	_	V
Vol	Output LOW Voltage	VDD = Min., IOL = 8.0 mA		_	0.4	V
ViH	Input HIGH Voltage			2.0	VDD + 0.3	V
VIL	Input LOW Voltage(1)			-0.3	0.8	V
ILI	Input Leakage	$GND \leq Vin \leq Vdd$	A1	-2	2	μA
			A2	<b>-</b> 5	5	
			A3	-10	10	
ILO	Output Leakage	GND ≤ Vout ≤ Vdd,	A1	-2	2	μA
		Outputs Disabled	A2	-5	5	
			A3	-10	10	

#### Notes:

1.  $V_{IL}$  (min.) = -2.0V for pulse width less than 10 ns.



# POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

				-1	0	-1:	2		
Symbol	Parameter	Test Conditions	Options	Min.	Max.	Min.	Max.	Unit	
Icc	V <sub>DD</sub> Dynamic Operating	VDD = Max.,	A1	_	100	_	_	mA	
	Supply Current	IOUT = 0  mA, f = fMAX	A2	_	_	_	110		
			A3	_	_	_	120		
Isb	TTL Standby Current	VDD = Max.,	A1	_	50	_	_	mA	
	(TTL Inputs)	VIN = VIH  or  VIL	A2	_	_	_	55		
		$\overline{CE} \ge VIH$ , $f = fMAX$ .	A3	_	_	_	60		
ISB1	TTL Standby Current	VDD = Max.,	A1	_	20	_	_	mA	
	(TTL Inputs)	VIN = VIH  or  VIL	A2	_	_	_	30		
		$\overline{CE} \ge VIH, f = 0$	A3	_	_	_	40		
ISB2	CMOS Standby	VDD = Max.,	A1	_	15	_	_	mA	
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$ ,	A2	_	_	_	25		
		$Vin \ge Vdd - 0.2V$ , or	A3	_	_	_	35		
		$Vin \leq 0.2V, f = 0$	typ <sup>(2)</sup>	_	5	_	5		

#### Note:

#### CAPACITANCE(1)

Symbol Parameter		Conditions	Max.	Unit
CIN Input Capa	citance	VIN = 0V	6	pF
Соит Input/Outp	ut Capacitance	Vout = 0V	8	pF

#### Note:

1. Tested initially and after any design or process changes that may affect these parameters.

<sup>1.</sup> At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change. Shaded area product in development

<sup>2.</sup> Typical values are measured at VDD = 3.3V,  $TA = 25^{\circ}C$  and not 100% tested.



# READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

		-1	0	-12	2		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
trc	Read Cycle Time	10	_	12	_	ns	
<b>t</b> AA	Address Access Time	_	10	_	12	ns	
<b>t</b> oha	Output Hold Time	2	_	2	_	ns	
<b>t</b> ACE	CE Access Time	_	10	_	12	ns	
tDOE	OE Access Time	_	4	_	5	ns	
thzoe(2)	OE to High-Z Output	_	4	_	5	ns	
tlzoe(2)	OE to Low-Z Output	0	_	0	_	ns	
thzce(2	CE to High-Z Output	0	4	0	6	ns	
tLZCE <sup>(2)</sup>	CE to Low-Z Output	3	_	3	_	ns	
<b>t</b> BA	LB, UB Access Time	_	4	_	5	ns	
thzb <sup>(2)</sup>	LB, UB to High-Z Output	0	3	0	4	ns	
t <sub>LZB<sup>(2)</sup></sub>	LB, UB to Low-Z Output	0	_	0	_	ns	
<b>t</b> PU	Power Up Time	0	_	0	_	ns	
<b>t</b> PD	Power Down Time	_	10	_	12	ns	

#### Notes:

- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.

#### **AC TEST LOADS**





Figure 1 Figure 2




#### **AC TEST CONDITIONS**

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1 and 2




#### **AC WAVEFORMS**

**READ CYCLE NO. 1**(1,2) (Address Controlled) ( $\overline{CE} = \overline{OE} = VIL$ ,  $\overline{UB}$  or  $\overline{LB} = VIL$ )



#### **READ CYCLE NO. 2<sup>(1,3)</sup>**



#### Notes:

- 1. WE is HIGH for a Read Cycle.
- The device is continuously selected. OE, CE, UB, or LB = VIL.
   Address is valid prior to or coincident with CE LOW transition.



# WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

		-1	0	-1	2		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
twc	Write Cycle Time	10	_	12	_	ns	
tsce	CE to Write End	9	_	10	_	ns	
taw	Address Setup Time to Write End	8	_	8	_	ns	
<b>t</b> HA	Address Hold from Write End	0	_	0	_	ns	
<b>t</b> sa	Address Setup Time	0	_	0	_	ns	
<b>t</b> PBW	LB, UB Valid to End of Write	8	_	8	_	ns	
tPWE1	WE Pulse Width	8	_	8	_	ns	
tPWE2	WE Pulse Width (OE = LOW)	10	_	10	_	ns	
tsp	Data Setup to Write End	6	_	6	_	ns	
<b>t</b> HD	Data Hold from Write End	0	_	0	_	ns	
thzwe <sup>(2)</sup>	WE LOW to High-Z Output	_	5	_	6	ns	
tLZWE <sup>(2)</sup>	WE HIGH to Low-Z Output	2	_	2	_	ns	

#### Notes:

<sup>1.</sup> Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


3. The internal write time is defined by the overlap of CE LOW and UB or LB and WE LOW. All signals must be in valid states to

initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.



#### **AC WAVEFORMS**


# WRITE CYCLE NO. 1 (CE Controlled, OE is HIGH or LOW) (1)



#### Notes:

- 1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  inputs and at least one of the  $\overline{\text{LB}}$  and  $\overline{\text{UB}}$  inputs being in the LOW state.
- 2. WRITE =  $(\overline{CE})$  [ $(\overline{LB})$  =  $(\overline{UB})$ ]  $(\overline{WE})$ .


#### WRITE CYCLE NO. 2 (WE Controlled. OE is HIGH During Write Cycle) (1,2)






#### **AC WAVEFORMS**

#### WRITE CYCLE NO. 3 (WE Controlled. OE is LOW During Write Cycle) (1)



## WRITE CYCLE NO. 4 (LB, UB Controlled, Back-to-Back Write) (1,3)



#### Notes:

- 1. The internal Write time is defined by the overlap of  $\overline{CE} = LOW$ ,  $\overline{UB}$  and/or  $\overline{LB} = LOW$ , and  $\overline{WE} = LOW$ . All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The t sa, t ha, t sd, and t hd timing is referenced to the rising or falling edge of the signal that terminates the Write.
- 2. Tested with  $\overrightarrow{OE}$  HIGH for a minimum of 4 ns before  $\overrightarrow{WE} = LOW$  to place the I/O in a HIGH-Z state.
- 3. WE may be held LOW across many address cycles and the LB, UB pins can be used to control the Write function.




#### DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition	Options	Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		2.0	_	3.6	V
IDR	Data Retention Current	$V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$	A1	_	5	10	mA
			A2	_	_	15	
			A3	_	_	20	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns

Note 1: Typical values are measured at VDD = 3.0V,  $T_A$  = 25°C and not 100% tested.

# DATA RETENTION WAVEFORM (CE Controlled)





#### **ORDERING INFORMATION**

Temperature Range (A1): -40°C to +85°C

Speed (ns)	Order Part No.	Package
10	IS64LV25616AL-10TA1	TSOP (Type II)
	IS64LV25616AL-10BA1	Mini BGA (8mm x 10mm)

# Temperature Range (A2): -40°C to +105°C

Speed (ns)	Order Part No.	Package
12	IS64LV25616AL-12TA2	TSOP (Type II)
	IS64LV25616AL-12BA2	Mini BGA (8mm x 10mm)

# Temperature Range (A3): -40°C to +125°C


Speed (ns)	Order Part No.	Package		
12	IS64LV25616AL-12TA3	TSOP (Type II)		
	IS64LV25616AL-12BA3	Mini BGA (8mm x 10mm)		

# PACKAGING INFORMATION



Mini Ball Grid Array

Package Code: B (48-pin)



#### mBGA - 6mm x 8mm

	MILL	IMET	ERS	INCHES				
Sym.	Min.	Тур.	Max.	Min. Typ. Max.				
N0. Leads		48						
A	_	_	1.20	_	_	0.047		
A1	0.24	_	0.30	0.009	_	0.012		
A2	0.60	_	_	0.024	_	_		
D	7.90	_	8.10	0.311	_	0.319		
D1	5.25 BSC			0.207 BSC				
E	5.90	_	6.10	0.232	_	0.240		
E1	3	.75 BS	С	0.1	148 BS	SC		
е	0.75 BSC			0.0	30 BS	SC		
b	0.30	0.35	0.40	0.012	0.014	0.016		

#### mBGA - 8mm x 10mm

	MIL	LIME	ΓER	IN	3	
Sym.	Min.	Тур.	Max.	Min.	Тур.	Max.
N0. Leads		48				
A	_	_	1.20	_	_	0.047
A1	0.24	_	0.30	0.009		0.012
A2	0.60	_	_	0.024	_	_
D	9.90	_	10.10	0.390	_	0.398
D1	5.25 BSC			0.2	SC	
E	7.90	_	8.10	0.311	_	0.319
E1	3	.75 BS	С	0.1	SC SC	
е	0.75 BSC			0.0	SC	
b	0.30	0.35	0.40	0.012	0.014	1 0.016


Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

# **PACKAGING INFORMATION**




**Plastic TSOP** 

Package Code: T (Type II)



#### Notes:

- Controlling dimension: millimieters, unless otherwise specified.
- 2. BSC = Basic lead spacing between centers.
- Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package.
- Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.



Plastic TSOP (T - Type II)												
	Millim	eters	Inche	Inches Millimeters Inche		es Millime		neters	eters Inches			
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
Ref. Std.												
No. Leads	(N)	32	2			44	,				50	
Α	_	1.20	_	0.047	_	1.20	_	0.047	_	1.20	_	0.047
A1	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006
b	0.30	0.52	0.012	0.020	0.30	0.45	0.012	0.018	0.30	0.45	0.012	0.018
С	0.12	0.21	0.005	0.008	0.12	0.21	0.005	0.008	0.12	0.21	0.005	0.008
D	20.82	21.08	0.820	0.830	18.31	18.52	0.721	0.729	20.82	21.08	0.820	0.830
E1	10.03	10.29	0.391	0.400	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405
Е	11.56	11.96	0.451	0.466	11.56	11.96	0.455	0.471	11.56	11.96	0.455	0.471
е	1.27	BSC	0.050	BSC	0.80	BSC	0.032	BSC	0.80	BSC	0.031	BSC
L	0.40	0.60	0.016	0.024	0.41	0.60	0.016	0.024	0.40	0.60	0.016	0.024
ZD	0.95	REF	0.037	7 REF	0.81	REF	0.032	2 REF	0.88	REF	0.035	REF
α	0°	5°	0°	5°	0°	5°	0°	5°	0°	5°	0°	5°

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.