			A1			A2			А3		M1		1	M2			X1			X2			Х3			<b>A</b> 1
Inst.	Cycle	a11 a12		a12clk2	a21	a22 a22clk1	a22clk2	a31 a	32 a32clk1	a32clk2		m12clk2	m22		m22clk2 x1	11 x12		x12clk2	x21	x22 x22clk1	x22clk2	x31	x32 x32ci	k1 x32clk2		
		data = pl			data = pm			data = ph	cm_rom = 1	pc++	ada = 0 cm_rom = 0	if sc:		if io:	if sc:	acc_out = acc	if io:		if ope:	if not io:	if io:					
ALL [1]											adb = 0b1111 adc = 0	opr = data		cm_ram = ram_bank	opa = data	cy_out = cy	cm_ram = ram_bank		alu.init() [2]	tmp = data	tmp = data					
NOP	1/1		sc = 1																							
JCN	1/2		sc = 1																							
JOIN	2/2		sc = 0 cond = jcn_cond(opa)									pm = data			pl = data											
FIM	1/2		sc = 1																							
	2/2		sc = 0									regp[opa][7:4] = data			regp[opa][3:0] = data											
SRC			sc = 1																data = regp[opa][7:4] cm_rom = 1			data = regp[opa][3:0] cm_rom = 0				
	1/1		sc = 1																cm_ram = ram_bank		pm = data	cm_ram = 0		pl = data		
FIN	2/2		sc = 0									regp[opa][7:4] = data			regp[opa][3:0] = data				data = regp[0][7:4]		piii – uata	data = regp[0][3:0]		pi – uata		
JIN	1/1		sc = 1									rogp[opu][r.r] until			regptepastered and				data = regp[opa][7:4]		pm = data	data = regp[opa][3:0]		pl = data		
	1/2		sc = 1																- Jet-F-It			3727712				
JUN	2/2		sc = 0									pm = data			pl = data				data = opa		ph = data					
	1/2		sc = 1																							
JMS	2/2		sc = 0									pm = data			sp pl = data				data = opa		ph = data					
INC	1/1		sc = 1	1											pr - uata	+		1	data = reg[opa]	adc = 1		data = add	+ + -	reg[opa] = dat	a	
	1/2		sc = 1																data = reg[opa]	adc = 1		data = add		reg[opa] = dat		
ISZ	2/2		sc = 0									pm = data			pl = data											
			cond = jcn_cond(opa) sc = 1																data = reg[opa]	ada = acc		acc = add				
ADD	1/1		00 = 1																	adc = cy		cy = co				
SUB	414		sc = 1																data = reg[opa]	ada = acc adb = ~adb		acc = add cy = co				
LD	1/1		sc = 1																data = reg[opa]	adc = ~cy		acc = add				
			sc = 1																data = reg[opa]			acc = add		reg[opa] = dat	a	
XCH	1/1		sc = 1												sp			sp			sp	data = acc_out				
BBL LDM	1/1		sc = 1												sp			sp	data = opa data = opa		sp	acc = add				
WRM	1/1		sc = 1																data = acc_out			400 400				
WMP	1/1		sc = 1																data = acc_out							
WRR	1/1		sc = 1																data = acc_out							
WR0	1/1		sc = 1																data = acc_out							
WR1	1/1		sc = 1																data = acc_out							
WR2	1/1		sc = 1																data = acc_out							
WR3	1/1		sc = 1																data = acc_out							
			sc = 1																		ada = acc adb = ~adb				a	cc = add y = co
SBM RDM	1/1		sc = 1																		adc = ~cy					icc = add
RDR	1/1		sc = 1																							icc = add
			sc = 1																		ada = acc				a	icc = add
ADM	1/1		sc = 1																		adc = cy					y = co icc = add
RD0 RD1	1/1		sc = 1																						$\rightarrow$	icc = add
RD2	1/1		sc = 1																				+ + -		+	icc = add
RD3	1/1		sc = 1													1						1			-	icc = add
CLB	1/1		sc = 1																			acc = add				
CLC	1/1		sc = 1	1												+		1	+			cy = co cy = co			+	
			sc = 1																	ada = acc		acc = add			+	
IAC	1/1		sc = 1	1						+ -			-			-		+		adc = 1 adb = ~adb	-	cy = co cy = co	+ + -		++	
СМС	1/1			1														1		adc = ~cy			$\perp \perp$		$\perp \perp$	
CMA	1/1		sc = 1																	ada = ~acc		acc = add			+	
RAL	1/1		sc = 1 sc = 1	+						+						+		+	1	ada = acc		(acc, cy) = shr(acc, cy)	+ + -		++	
RAR	1/1		sc = 1				<del>                                     </del>			+			+					1	-	ada = acc adc = cy	-	(acc, cy) = shr(acc, cy) acc = add	+ + -		++	
TCC	1/1																					cy = co			$\perp$	
DAC	1/1		sc = 1																	ada = acc adb = ~adb		acc = add cy = co				
TCS	1/1		sc = 1																	adc = cy		acc = tcs(acc_out, cy_out) cy = 0				
STC	1/1		sc = 1	1														1		adc = 1		cy = co	+ + -		+	
			sc = 1																	ada = acc		(acc, cy) =				
DAA KBP	1/1		sc = 1	1						+						+		1	+		1	daa(acc_out, cy_out) acc = kbp(acc_out)	+ + -		+	
DCL	1/1		sc = 1							+ -						+			ram_bank = dcl(acc_out)		1				+	
DCL	1/1		<u> </u>																usi(uss_utt)	1	L	ļ			$\perp$	

[1] For all instructions
[2] A complex initialization routine sets the bus with the proper value for tmp for all ope instructions.