intel

4004 SINGLE CHIP 4-BIT P-CHANNEL MICROPROCESSOR

- 4-Bit Parallel CPU With 46 Instructions
- Instruction Set Includes Conditional Branching, Jump to Subroutine and Indirect Fetching
- Binary and Decimal Arithmetic Modes
- 10.8 Microsecond Instruction Cycle


- CPU Directly Compatible With MCS-40 ROMs and RAMs
- Easy Expansion One CPU can Directly Drive up to 32,768 Bits of ROM and up to 5120 Bits of RAM
- Standard Operating Temperature Range of 0° to 70°C
- Also Available With -40° to +85°C Operating Range

The Intel® 4004 is a complete 4-bit parallel central processing unit (CPU). The 4004 easily interfaces with keyboards, switches, displays, A-D converters, printers and other peripheral equipment.


The CPU can directly address 4K 8-bit instruction words of program memory and 5120 bits of data storage RAM. Sixteen index registers are provided for temporary data storage. Up to 16 4-bit input ports and 16 4-bit output ports may also be directly addressed.

The 4004 is fabricated with P-channel silicon gate MOS technology.





Pin Description



D_0-D_3

BIDIRECTIONAL DATA BUS. All address and data communication between the processor and the RAM and ROM chips occurs on these 4 lines.



RESET

RESET input. A logic "1" level at this input clears all flags and status registers and forces the program counter to zero. To completely clear all address and index registers, RESET must be applied for 64 clock cycles (8 machine cycles).

TEST

TEST input. The logical state of this signal may be tested with the JCN instruction.

SYNC

SYNC output. Synchronization signal generated by the processor and set to the ROM and RAM chips. It indicates the beginning of an instruction cycle.

CM-ROM

CM-ROM output. This is the ROM selection signal sent out by the processor when data is required from program memory.

CM-RAM₀ - CM-RAM₃

CM-RAM outputs, These are the bank selection signals for the 4002 RAM chips in the system.

ϕ_1, ϕ_2

Two phase clock inputs.

V_{SS}

Most positive voltage.

V_{DD}

V_{SS} -15 ±5% main supply voltage.

Instruction Set Format

A. Machine Instructions

- 1 word instruction 8-bits requiring 8 clock periods (instruction cycle).
- 2 word instruction 16-bits requiring 16 clock periods (2 instruction cycles).

Each instruction is divided into two four-bit fields. The upper 4-bits is the OPR field containing the operation code. The lower 4-bits is the OPA field containing the modifier. For two word instructions, the second word contains address information or data.

The upper 4-bits (OPR) will always be fetched before the lower 4-bits (OPA) during M_1 and M_2 times respectively.




Table I. Machine Instruction Format

B. Input/Output and RAM Instructions and Accumulator Group Instructions

In these instructions (which are all single word) the OPR contains a 4-bit code which identifies either the 1/O instruction or the accumulator group instruction and the OPA contains a 4-bit code which identifies the operation to be performed. Table II illustrates the contents of each 4-bit field.




Table II. I/O and Accumulator Group Instruction Formats

4004 Instruction Set BASIC INSTRUCTIONS (* = 2 Word Instructions)

Hex Code	MNEMON	OPA D ₃ D ₂ D, D ₀	OPA D, D, D, D,	DESCRIPTION OF OPERATION
00	NOP	0000	0000	No operation.
1 -	*JCN	0 0 0 1 A ₂ A ₂ A ₂ A ₂	C, C ₂ C, C ₄ A, A, A, A,	Jump to ROM address A_2 , A_2 , A_2 , A_3 , A_4 , A_4 , A_5 , (within the same ROM that contains this JCN instruction) if condition C_1 , C_2 , C_3 , is true, otherwise go to the next instruction in sequence.
2 -	*FIM	0 0 1 0 D ₂ D ₂ D ₂ D ₂	R A R 0 0,0,0,0,0,	Fetch immediate (direct) from ROM Data D_2 D_3 D_2 D_3 D_4 D_5 D_6 D_1 D_1 to index register pair location RRR.
3 -	FIN	0011	RRRO	Fetch indirect from ROM. Send contents of index register pair location 0 out as an address. Data letched is placed into register pair location RRR.
3 -	JIN	0011	RRRI	Jump indirect. Send contents of register pair RRR out as an address at A_1 and A_2 time in the instruction cycle.
4 -	*JUN	0 1 0 0 A ₂ A ₂ A ₂ A ₂	A ₃ A ₃ A ₃ A ₃ A ₁ A ₁ A ₁ A ₁	Jump unconditional to ROM address A ₃ A ₃ A ₃ A ₃ A ₂ A ₂ A ₃ A ₃ A ₄ A ₅ A ₅ A ₅ A ₆ A ₇ A ₇ A ₈
5 -	*JMS	0 1 0 1 A ₂ A ₂ A ₂ A ₂	A ₂ A ₃ A ₃ A ₃ A ₁ A ₁ A ₄ A ₄	Jump to subroutine ROM address A ₃ A ₃ A ₃ A ₃ A ₂ A ₂ A ₂ A ₂ A ₂ A ₃ A ₄ A ₄ A ₅ A ₅ A ₅ A ₆ A ₇
6 -	INC	0 1 1 0	RRRA	Increment contents of register RRRR.
7 -	*ISZ	0 1 1 1 A ₂ A ₂ A ₂ A ₂	R R R R A, A, A, A,	Increment contents of register RRRR. Go to ROM address A ₂ A ₃ A ₄ A ₅ A ₅ A ₅ A ₇
B -	ADD	1000	ARRR	Add contents of register RRRR to accumulator with carry.
9 -	SUB	1001	RRRR	Subtract contents of register RRRR to accumulator with borrow.
A -	LD	1 0 1 0	RRRR	Load contents of register RRAR to accumulator.
<u>B</u> -	XCH	1011	RRRR	Exchange contents of index register RRRR and accumulator
C -	BBL	1100,	0000	Branch back (down 1 level in stack) and load data DDDD to accumulator.
D -	LDM	1 1 0 1	D D D D	Load data DDDD to accumulator
FQ.	CLB	1111	0000	Clear both. (Accumulator and carry)
_F1	CLC	1111	0001	Clear carry.
_F2	IAC	1111	0010	Increment accumulator.
_F3	CMC	1111	0 0 1 1	Complement carry.
_F4	CMA	1111	0100	Complement accumulator.
_F5	RAL	1111	0101	Rotate left. (Accumulator and carry)
_F6	RAR	1111	0 1 1 0	Rotate right. (Accumulator and carry)
_F7	TCC	1111	0 1 1 1	Transmit carry to accumulator and clear carry.
_FB	DAC	1111	1000	Decrement accumulator.
_F9	TCS	1111	1001	Transfer carry subtract and clear carry.
FA	STC	1111	1010	Set carry.
_FB	DAA	1111	1011	Decimal adjust accumulator.
FC	КВР	1111	1 1 0 0	Keyboard process. Converts the contents of the accumulator from a one out of four code to a binary code.
FD	DCL	1111	1 1 0 1	Designate command line.



4001/4002/4008/4009/4289 INPUT/OUTPUT AND RAM INSTRUCTIONS

Hex Code	MNEMON	IC D	, [0P	R 0, 1	D.	D,		P/	, D ₀	DESCRIPTION OF OPERATION
2 ·	SRC				1		A	R	F	1	Send register control. Send the address (contents of index register pair RRR) to ROM and RAM at X ₂ and X ₃ time in the instruction cycle.
E 0	WAM	1		1	1	0	0	0		0	Write the contents of the accumulator into the previously selected RAM main memory character.
E1	WMP	1	1	ı	1	0	0	0	0	1	Write the contents of the accumulator into the previously selected RAM output port. (Output Lines)
E2	WRR	1	1		1	0	0	0	1	0	Write the contents of the accumulator into the previously selected ROM output port. (I/O Lines)
E3	WPM	1	1		1	0	0	0	1	1	Write the contents of the accumulator into the previously selected half byte of read/write program memory (used with 4008/4009 or 4289 only)
E4	WR0	. 1	1		1	0_	0	1	0	0	Write the contents of the accumulator into the previously selected RAM status character 0.
E5	WR1	. 1	1			0	0	1	0	1	Write the contents of the accumulator into the previously selected RAM status character 1.
E6	WR2	1	1	1)	0	1	1	0	Write the contents of the accumulator into the previously selected RAM status character 2.
E7	WR3	1	1	1)	0	1	1	1	Write the contents of the accumulator into the previously selected RAM status character 3.
E8	SBM	1	1	1	()	1	0	0	0	Subtract the previously selected RAM main memory character from accumulator with borrow.
E9	RDM	1	1	1	()	1	0	0	1	Read the previously selected RAM main memory character into the accumulator.
EA	ROR	1	1	1	()	†	0	1	0	Read the contents of the previously selected ROM input port into the accumulator. (I/O Lines)
EB	ADM	1	1	1	()	1	0	1	1	Add the previously selected RAM main memory character to accumulator with carry.
EC	RD0	1	f	1			1	1	0	0	Read the previously selected RAM status character 0 into accumulator.
EO	RD1	1	1	1	0	_	1	1	0	1	Read the previously selected RAM status character 1 into accumulator.
EE	RD2	1	1	1	0		1	1	1	0	Read the previously selected RAM status character 2 into accumulator.
EF.	RD3	1	1	1	0		1	1	1	1	Read the previously selected RAM status character 3 into accumulator.
сг		<u>'</u>	1 —		U			1	1	1	accumulator.



4004 Instruction Codes

00 - 40 JUN 80 ADD 0 C0 BBL 10 C1 BBL 1 1 DN 81 ADD 1 C1 BBL 1 1 DN 82 ADD 2 C2 BBL 2 C2 BBL 2 C2 BBL 2 C3 BBL 3 ADD 3 C3 BBL 3 ADD 3 C3 BBL 3 ADD 4 C4 BBL 4 ADD 6 C4 BBL		Hex Mnemonic	Hex	Mnemonic		Hex	Mnemo	nic	Hex	Mnem	onic
02		00 -	40	JUN	1	80	ADD	0	60	8BL	0
03		01 -	41	JUN		81	ADD	1	C1	BBL	1
04		02	42	JUN		82	ADD	2	C2	BBL	
05	ì	03, —	43	JUN		83	ADD	3			
06	١		1			I			1		
07	١					1			1		
08	١								1		
09	١										
DA	١										
08	١										
OC -	١					1					
000 -	١					1					
OE	١					1			1		
OF -	ļ				Second hex				1		
10 JCN CN-0 50 JMS of jump address. 91 SUB 0 D0 LDM 0 LDM 1 12 JCN CN-2 also JC 52 JMS 93 SUB 2 D2 LDM 2		0F -							1		15
11 JCN CN-1 a lac JNT 51 JMS 3 3 3 3 3 3 3 3 3		10 JCN CN=0	9 50	JMS	F	90	SUB	0	Do	LOM	0
13 JCN CN=3 53 JMS 93 SUB 3 03 LDM 3 14 JCN CN=6 56 JMS 95 SUB 5 D5 LDM 4 15 JCN CN=6 56 JMS 95 SUB 5 D5 LDM 6 16 JCN CN=6 56 JMS 96 SUB 6 D6 LDM 6 17 JCN CN=7 57 JMS 97 SUB 7 D7 LDM 7 18 JCN CN=8 58 JMS 98 SUB 8 D8 LDM 8 19 JCN CN=9 Jos JT 59 JMS 99 SUB 9 D9 LDM 10 18 JCN CN=10 Jos JNC 5A JMS 98 SUB 11 D8 LDM 11 10 JCN CN=12 Jos JNZ 5C JMS 98 SUB 11 D8 LDM 11 10 JCN CN=12 Jos JNZ 5C JMS 99 SUB 13 DD LDM 13 16 JCN CN=14 5E JMS 99 SUB 13 DD LDM 13 16 JCN CN=14 5E JMS 99 SUB 13 DD LDM 13 17 JCN CN=15 5F JMS 9F SUB 15 DF LDM 15 20 FIM 0 60 INC 0 A0 LD 0 E0 WRM 21 SRC 0 61 INC 1 A1 LD 1 E1 WMP 22 FIM 2 662 INC 2 A2 LD 2 E2 WRP 23 SRC 2 63 INC 3 A3 LD 3 E3 WPM 24 FIM 4 64 INC 4 A4 LD 4 E4 WRO 25 SRC 4 65 INC 5 A5 LD 5 E6 WR1 26 FIM 6 66 INC 6 A6 LD 6 E6 WR2 27 SRC 6 67 INC 7 A7 LD 7 E7 WR3 28 FIM 8 68 INC 13 AB LD 11 EB ADM 25 SRC 10 68 INC 13 AB LD 11 EB ADM 26 FIM 10 6A INC 13 AD LD 13 ED ROI 27 SRC 14 6F INC 13 AD LD 13 ED ROI 28 SRC 10 68 INC 13 AB LD 14 EE ROI 29 SRC 12 6C INC 13 AD LD 13 ED ROI 20 SRC 12 6C INC 13 AD LD 13 ED ROI 21 SRC 14 6F INC 15 AF LD 15 EF ROI 22 FIM 10 70 ISZ 0 B0 XCH 0 FO CLB 31 JIN 0 71 ISZ 1 B1 XCH 1 FI CLC 32 FIN 10 70 ISZ 0 B0 XCH 0 FO CLB 33 JIN 4 75 ISZ 5 B6 XCH 0 FO TCS 34 FIN 10 77 IS							SUB		D1		
14 JCN CN=4 also JZ 54 JMS 94 SUB 4 D4 LDM 4 LDM 4 LDM 5 LDM 7	1				.	,	-		1		
15 JCN CN-5 55 JMS 95 SUB 5 D5 LDM 5						ı				-	
16						ı		-	1		
17 JCN CN=2			.			ı					
18					ı	1			1		
19 JCN CN=9 also JT 59 JMS 9A SUB 9 09 LDM 9 1A JCN CN=10 also JNC 5A JMS 9A SUB 10 DA LDM 10 1B JCN CN=12 also JNZ 5C JMS 9B SUB 11 DB LDM 11 1C JCN CN=12 also JNZ 5C JMS 9C SUB 12 DC LDM 12 1D JCN CN=13 5D JMS 9C SUB 12 DC LDM 12 1E JCN CN=14 5E JMS 9C SUB 13 DD LDM 13 1E JCN CN=15 5F JMS 9F SUB 15 DF LDM 14 1F JCN CN=15 5F JMS 9F SUB 15 DF LDM 14 1F JCN CN=15 5F JMS 9F SUB 15 DF LDM 15 20 FIM 0 60 INC 0 AU LD 0 E0 WRM 21 SRC 0 61 INC 1 AU LD 1 E1 WMP 22 FIM 2 62 INC 2 A2 LD 2 E2 WRR 23 SRC 2 63 INC 3 A3 LD 3 E3 WFM 24 FIM 4 64 INC 4 A4 LD 4 E4 WRO 25 SRC 4 65 INC 5 A5 LD 5 E5 WR1 26 FIM 6 66 INC 6 A6 LD 6 E6 WR2 27 SRC 6 67 INC 7 A7 LD 7 E7 WR3 28 FIM 8 68 INC 8 A8 LD 8 E8 SBM 29 SRC 8 69 INC 9 A9 LD 9 E9 RDM 2A FIM 10 GA INC 10 A8 LD 11 EB ADM 2A FIM 10 GA INC 11 AB LD 11 EB ADM 2A LD 10 EA RDR 2A FIM 10 GA INC 11 AB LD 11 EB ADM 2A LD 10 EA RDR 2B SRC 10 GB INC 11 AB LD 11 EB ADM 2C FIM 12 GC INC 12 AC LD 12 EC RDD 2D SRC 12 GB INC 13 AD LD 13 ED RD1 2E FIM 14 GE INC 14 AE LD 15 EF RD3 3D FIN 0 71 ISZ 1 BB XCH 1 FI CLC 33 JIN 0 71 ISZ 1 BB XCH 1 FI CLC 33 JIN 0 71 ISZ 1 BB XCH 1 FI CLC 33 JIN 0 71 ISZ 1 BB XCH 1 FI CLC 33 JIN 0 71 ISZ 1 BB XCH 1 FI CLC 33 JIN 0 77 ISZ 7 BF XCH 7 FF TCC 38 FIN 8 78 ISZ 8 BB XCH 8 F8 DAC 39 JIN 8 79 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 FA XCH 10 FA XCH 10 FA XCT 9 FA XCT 9 FT TCC 3A AF LD 15 FA XCC 9 FT TCC 3A AF LD 15 FA XCC 9 FT TCC 3A AF LD 15 FA XCC 9 FT TCC 3A AF LD 15 FA XCC 9 FT TCC 3A AF LD 15 FF RD3 3D JIN 0 71 ISZ 7 BF XCH 7 F7 TCC 3A AF LD 15 FF RD3 3D JIN 0 77 ISZ 7 B7 KCH 7 F7 TCC 3A AF LD 15 FF RD3 3D JIN 0 77 ISZ 7 B7 KCH 7 F7 TCC 3A AF LD 15 FA XCC 9 FP TCS 3A FIN 10 0 74 ISZ 10 BB XCCH 10 FA XCCH 9 F9 TCS 3A FIN 10 0 FA XCCH 9 F9 TCS 3A FIN 10 0 FA XCCH 9 F9 TCS 3A FIN 10 0 FA XCCH 9 F9 TCS 3A FIN 10 0 FA XCCH 9 F9 TCS 3A FIN 10 0 FA XCCH 9 F9 TCS 3A FIN 10 0 FA XCCH 9 F9 TCS 3A FIN 10 0 FA XCCH 9 F9 TCS 3A FIN 10 0 FA XCCH 9 F9 TCS 3A FIN 10 0 FA XCCH 9 F9 TCS 3A FIN 10 0 FA XCCH 9 F9 TCS 3A FIN 10 0 FA XCCH 9 F9 TCS 3A FIN 10 0 FA XCCH 9 F9 TCS 3A FIN 10 0 FA X	ļ								l .		
1A JCN CN=10also JNC 5A JMS 98 SUB 10 DA LDM 10 18 JCN CN=12 also JNZ 5C JMS 98 SUB 11 DB LDM 11 1C JCN CN=12 also JNZ 5C JMS 98 SUB 12 DC LDM 12 1D JCN CN=13 5D JMS 99 SUB 13 DD LDM 13 1E JCN CN=15 5F JMS 9F SUB 15 DF LDM 15 20 FIM 0 60 INC 0 A0 LD 0 E0 WRM 21 SRC 0 61 INC 1 A1 LD 1 E1 WMP 22 FIM 2 62 INC 2 A2 LD 2 E2 WRM 24 FIM 4 64 INC 4 A4 LD 4 E4 WR0 25 SRC 4 65 INC 5 A5 LD 6 E6 WR2 27 SRC 6 66 INC 6 A6 LD 6 E6 WR2 27 SRC 6 66 INC 6 A6 LD 6 E6 WR2 27 SRC 8 69 INC 7 A7 LD 7 E7 WR3 28 FIM 8 68 INC 8 A8 LD 8 E8 SBM 29 SRC 8 69 INC 10 AA LD 10 EA RDR 22 FIM 10 GA INC 10 AA LD 10 EA RDR 22 FIM 10 GA INC 10 AA LD 10 EA RDR 22 FIM 12 E0 C INC 11 A8 LD 11 EB ADM 22 FIM 12 E0 C INC 11 A8 LD 11 EB ADM 22 FIM 12 E0 C INC 12 AC LD 12 E2 WR3 28 FIM 10 GA INC 10 AA LD 10 EA RDR 22 FIM 10 GA INC 10 AA LD 10 EA RDR 22 FIM 12 E0 C INC 13 AA LD 13 EB ADM 22 FIM 10 GA INC 10 AA LD 10 EA RDR 22 FIM 12 E0 C INC 13 AA LD 13 ED RD1 22 FIM 12 E0 C INC 13 AA LD 13 ED RD1 22 FIM 14 GE INC 14 AE LD 14 EE RD2 2D SRC 12 E0 INC 13 AA LD 13 ED RD1 22 FIM 14 EE RD2 2D SRC 12 E0 INC 13 AA LD 13 ED RD1 22 FIM 14 EE RD2 25 SRC 14 EF INC 14 EE RD2 25 SRC 14 EF INC 15 AF LD 15 EF RD3 30 FIN 0 70 ISZ 0 B0 XCH 0 F0 CLB 31 JIN 0 71 ISZ 1 B1 XCH 1 F1 CLC 32 FIN 2 72 ISZ 2 B2 XCH 2 F2 IAC 33 JIN 2 73 ISZ 3 B3 XCH 3 F3 CMC 44 GA AR LD 16 F4 CMA 35 JIN 4 75 ISZ 5 E6 XCH 5 F5 RAL 34 FIN 8 79 ISZ 9 B9 XCH 9 F9 TCS 34 FIN 10 FA XCH 7 F7 TCC 38 FIN 8 79 ISZ 9 B9 XCH 9 F9 TCS 34 FIN 10 FA XCH 7 F7 TCC 34 FIN 10 FA XCH 7 F7 TCC 34 FIN 8 FIN 8 79 ISZ 9 B9 XCH 9 F9 TCS 34 FIN 10 FA XCH 7 FA XCCH 9 F9 TCS 34 FIN 10 FA XCCH 10 FA XCCH 9 F9 TCS 34 FIN 10 FA XCCH 10 FA XC	ŀ										
18				_							
1									l .		
1E		tC JCN CN=1									
TF JCN CN=15	-	1D JCN CN=1	13 5D	JMS			ŞUB		1	LDM	
20 FIM 0 60 INC 0 A0 LD 0 ED WRM 21 SRC 0 61 INC 1 A1 LD 1 E1 WMP 22 FIM 2 62 INC 2 A2 LD 2 E2 WRR 23 SRC 2 63 INC 3 A3 LD 3 E3 WPM 24 FIM 4 64 INC 4 A4 LD 4 E4 WRO 25 SRC 4 65 INC 5 A5 LD 5 E5 WR1 26 FIM 6 66 INC 6 A6 LD 6 E6 WR2 27 SRC 6 67 INC 7 A7 LD 7 E7 WR3 28 FIM 8 68 INC 8 A8 LD 8 E8 SBM 29 SRC 8 69 INC 9 A9 LD 9 E9 RDM 2A FIM 10 6A INC 10 AA LD 10 EA RDR 2B SRC 10 6B INC 11 AB LD 11 EB ADM 2C FIM 12 6C INC 12 AC LD 12 EC RDD 2D SRC 12 6D INC 13 AD LD 13 ED RD1 2E FIM 14 6E INC 14 AE LD 14 EE RD2 2F SRC 14 6F INC 15 AF LD 15 EF RD3 30 FIN 0 70 ISZ 0 BD XCH 0 FD CLB 31 JIN 0 71 ISZ 1 B1 XCH 1 F1 CLC 32 FIN 2 73 ISZ 3 B3 XCH 3 F3 CMC 34 FIN 4 74 ISZ 4 B4 XCH 4 F4 CMA 35 JIN 4 75 ISZ 5 B6 XCH 6 F6 RAR 37 JIN 6 77 ISZ 7 B7 XCH 7 F7 TCC 38 FIN 8 79 ISZ 9 B8 XCH 9 F9 TCS 3A FIN 8 79 ISZ 9 B8 XCH 9 F9 TCS 3A FIN 10 F1 CC	١	1E JCN CN=1	14 5E	JMS	!	9E	\$UB	14	DE	LDM	14
21 SRC 0 61 INC 1 A1 LD 1 E1 WMP 22 FIM 2 62 INC 2 A2 LD 2 E2 WRR 23 SRC 2 63 INC 3 A3 LD 3 E3 WPM 24 FIM 4 64 INC 4 A4 LD 4 E4 WRO 25 SRC 4 65 INC 5 A5 LD 5 E5 WR! 26 FIM 6 6 66 INC 6 A6 LD 6 E6 WR2 27 SRC 6 67 INC 7 A7 LD 7 E7 WR3 28 FIM 8 68 INC 8 A8 LD 8 E8 SBM 29 SRC 8 69 INC 9 A9 LD 9 E9 RDM 2A FIM 10 6A INC 10 AA LD 10 EA RDR 2B SRC 10 6B INC 11 AB LD 11 EB ADM 2C FIM 12 6C INC 12 AC LD 12 EC RDD 2D SRC 12 BD INC 13 AD LD 13 ED RO1 2E FIM 14 6E INC 14 AE LD 14 EE RD2 2F SRC 14 6F INC 15 AF LD 15 EF RD3 30 FIN 0 70 ISZ 0 B0 XCH 0 FD CLB 31 JIN 0 71 ISZ 1 B1 XCH 1 F1 CLC 32 FIN 2 72 ISZ 2 B2 XCH 2 F2 IAC 33 JIN 2 73 ISZ 3 B3 XCH 3 F3 CMC 34 FIN 4 74 ISZ 4 B4 XCH 10 FA RR 37 JIN 6 77 ISZ 7 B7 XCH 7 F7 TCC 38 FIN 8 78 ISZ 8 B8 XCH 8 F8 DAC 39 JIN 8 79 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 79 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 79 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 79 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 F7 ISZ 9 B9 XCH 9 F9 TCS	١						-	15	DF		15
22 FIM 2 62 INC 2 A2 LD 2 E2 WRR 23 SRC 2 63 INC 3 A3 LD 3 E3 WPM 24 FIM 4 64 INC 4 A4 LD 4 E4 WRO 25 SRC 4 65 INC 5 A5 LD 5 E5 WR1 26 FIM 6 66 INC 6 A6 LD 6 E6 WR2 27 SRC 6 67 INC 7 A7 LD 7 E7 WR3 28 FIM 8 68 INC 8 A8 LD 8 E8 SBM 29 SRC 8 69 INC 9 A9 LD 9 E9 RDM 2A FIM 10 6A INC 10 AA LD 10 EA RDR 2B SRC 10 6B INC 11 AB LD 11 EB ADM 2C FIM 12 6C INC 12 AC LD 12 EC RDD 2D SRC 12 6D INC 13 AD LD 13 ED RD1 2E FIM 14 6E INC 14 AE LD 14 EE RD2 2F SRC 14 6F INC 15 AF LD 15 EF RD3 30 FIN 0 70 ISZ 0 B0 XCH 0 F0 CLB 31 JIN 0 71 ISZ 1 B1 XCH 1 F1 CLC 32 FIN 2 73 ISZ 3 B3 XCH 3 F3 CMC 34 FIN 6 76 ISZ 6 B6 XCH 6 F6 RAR 37 JIN 6 77 ISZ 7 B7 XCH 7 F7 TCC 38 FIN 8 78 ISZ 8 B8 XCH 8 F8 DAC 39 JIN 8 79 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 7A ISZ 1 B8 XCH 8 F8 DAC 39 JIN 8 79 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 7A ISZ 1 B1 XCH 1 F7 TCC 38 FIN 8 78 ISZ 8 B8 XCH 8 F8 DAC 39 JIN 8 79 ISZ 9 B9 XCH 9 F9 TCS	М										
23 SRC 2 63 INC 3 A3 LD 3 E3 WPM 24 FIM 4 64 INC 4 A4 LD 4 E4 WRO 25 SRC 4 65 INC 5 A5 LD 5 E5 WR1 26 FIM 6 66 INC 6 A6 LD 6 E6 WR2 27 SRC 6 67 INC 7 A7 LD 7 E7 WR3 28 FIM 8 68 INC 8 A8 LD 8 E8 SRM 29 SRC 8 69 INC 9 A9 LD 9 E9 ROM 2A FIM 10 6A INC 10 AA LD 10 EA RDR 2B SRC 10 6B INC 11 AB LD 11 EB ADM 2C FIM 12 6C INC 12 AC LD 12 EC RDD 2D SRC 12 6D INC 13 AD LD 13 ED RD1 2E FIM 14 6E INC 14 AE LD 14 EE RD2 2F SRC 14 6F INC 15 AF LD 15 EF RD3 30 FIN 0 70 ISZ 0 B0 XCH 0 F0 CLB 31 JIN 0 71 ISZ 1 B1 XCH 1 F1 CLC 32 FIN 2 72 ISZ 2 B2 XCH 2 F2 IAC 33 JIN 2 73 ISZ 3 B3 XCH 3 F3 CMC 34 FIN 4 74 ISZ 4 B4 XCH 4 F4 CMA 35 JIN 4 75 ISZ 5 B5 XCH 5 F5 RAL 36 FIN 6 76 ISZ 6 B6 XCH 6 F6 RAR 37 JIN 6 77 ISZ 7 B7 XCH 7 F7 TCC 38 FIN 8 78 ISZ 8 B8 XCH 9 F9 TCS 3A FIN 10 74 ISZ 1 B8 XCH 9 F9 TCS 3A FIN 10 74 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 74 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 74 ISZ 1 B8 XCH 9 F9 TCS	١										
24 FIM 4 64 INC 4 A4 LD 4 E4 WRO 25 SRC 4 65 INC 5 A5 LD 5 E5 WR1 26 FIM 6 66 INC 6 A6 LD 6 E6 WR2 27 SRC 6 67 INC 7 A7 LD 7 E7 WR3 28 FIM 8 68 INC 8 A8 LD 8 E8 SBM 29 SRC 8 69 INC 9 A9 LD 9 E9 RDM 2A FIM 10 6A INC 10 AA LD 10 EA RDR 2B SRC 10 6B INC 11 AB LD 11 EB ADM 2C FIM 12 6C INC 12 AC LD 12 EC RDD 2D SRC 12 8D INC 13 AD LD 13 ED RD1 2E FIM 14 6E INC 14 AE LD 14 EE RD2 2F SRC 14 6F INC 15 AF LD 15 EF RD3 30 FIN 0 70 ISZ 0 B0 XCH 0 F0 CLB 31 JIN 0 71 ISZ 1 B1 XCH 1 F1 CLC 32 FIN 2 72 ISZ 2 B2 XCH 2 F2 IAC 33 JIN 2 73 ISZ 3 B3 XCH 3 F3 CMC 34 FIN 4 75 ISZ 5 B5 XCH 5 F5 RAL 36 FIN 6 76 ISZ 6 B6 XCH 6 F6 RAR 37 JIN 6 77 ISZ 7 B7 XCH 7 F7 TCC 38 FIN 8 78 ISZ 8 B8 XCH 8 F8 DAC 39 JIN 8 79 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 7A ISZ 10 BA XCH 10 FA STC									_		
25 SAC 4 65 INC 5 A5 LD 5 E5 WRY 26 FIM 6 66 INC 6 A6 LD 6 E6 WR2 27 SRC 6 67 INC 7 A7 LD 7 E7 WR3 28 FIM 8 68 INC 8 A8 LD 8 E8 SBM 29 SRC 8 69 INC 9 A9 LD 9 E9 RDM 2A FIM 10 6A INC 10 AA LD 10 EA RDR 2B SRC 10 6B INC 11 AB LD 11 EB ADM 2C FIM 12 6C INC 12 AC LD 12 EC RD0 2D SRC 12 6D INC 13 AD LD 13 ED R01 2E FIM 14 6E INC 14 AE LD 14 EE RD2 2F SRC 14 6F INC 15 AF LD 15 EF RD3 30 FIN 0 70 ISZ 0 B0 XCH 0 F0 CLB 31 JIN 0 71 ISZ 1 B1 XCH 1 F1 CLC 32 FIN 2 72 ISZ 2 B2 XCH 2 F2 IAC 33 JIN 2 73 ISZ 3 B3 XCH 3 F3 CMC 34 FIN 4 74 ISZ 4 B4 XCH 4 F4 CMA 35 JIN 4 75 ISZ 5 B5 XCH 5 F5 RAL 36 FIN 6 76 ISZ 6 B6 XCH 6 F6 RAR 37 JIN 6 77 ISZ 7 B7 XCH 7 F7 TCC 38 FIN 8 78 ISZ 8 B8 XCH 8 F8 DAC 39 JIN 8 79 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 7A ISZ 10 BA XCH 10 FA STC											
26 FIM 6 66 INC 6 A6 LD 6 E6 WRZ 27 SRC 6 67 INC 7 A7 LD 7 E7 WR3 28 FIM 8 68 INC 8 A8 LD 8 E8 SBM 29 SRC 8 69 INC 9 A9 LO 9 E9 RDM 2A FIM 10 6A INC 10 AA LD 10 EA RDR 2B SRC 10 6B INC 11 AB LD 11 EB ADM 2C FIM 12 6C INC 12 AC LD 12 EC RDO 2D SRC 12 6D INC 13 AD LD 13 ED RD1 2E FIM 14 6E INC 14 AE LD 14 EE RD2 2F SRC 14 6F INC 15 AF LD 15 EF RD3 30 FIN 0 70 ISZ 0 BO XCH 0 FO CLB 31 JIN 0 71 ISZ 1 B1 XCH 1							_		ı	_	
27 SRC 6 67 INC 7 A7 LD 7 E7 WR3 28 FIM 8 68 INC 8 A8 LD 8 E8 SBM 29 SRC 8 69 INC 9 A9 LD 9 E9 RDM 2A FIM 10 6A INC 10 AA LD 10 EA RDR 2B SRC 10 6B INC 11 AB LD 11 EB ADM 2C FIM 12 6C INC 12 AC LD 12 EC RDD 2D SRC 12 6D INC 13 AD LD 13 ED RD1 2E FIM 14 6F INC 15 AF LD 15 EF RD3 30 FIN 0 70 ISZ 0 B0 XCH 0 F0 CLB 31 JIN 0 71 ISZ 1 B1 XCH 1 F1 CLC 32 FIN 2 72 ISZ 2 B2 XCH 2 F2 IAC 33 JIN 2 73 ISZ 3 B3 XCH 3 F3 CMC 34 FIN 4 74 ISZ 4 B4 XCH 4 F4 CMA 35 JIN 4 75 ISZ 5 B6 XCH 6 F6 RAR 37 JIN 6 77 ISZ 7 B7 XCH 7 F7 TCC 38 FIN 8 78 ISZ 8 B8 XCH 8 F8 DAC 39 JIN 8 79 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 7A ISZ 10 BA XCH 10 FA STC	-								ı		
28 FIM 8 68 INC 8 69 INC 9 A9 LO 9 E9 RDM 2A FIM 10 6A INC 10 AA LO 10 EA RDR 2B SRC 10 68 INC 11 AB LD 11 EB ADM 2C FIM 12 6C INC 12 AC LO 12 EC RDO 2D SRC 12 6D INC 13 AD LD 13 ED RO1 2E FIM 14 6E INC 14 AE LD 14 EE RO2 2F SRC 14 6F INC 15 AF LD 15 EF RD3 30 FIN 0 70 ISZ 0 B0 XCH 0 F0 CLB 31 JIN 0 71 ISZ 1 B1 XCH 1 F1 CLC 32 FIN 2 72 ISZ 2 B2 XCH 2 F2 IAC 33 JIN 2 73 ISZ 3 B3 XCH 3 F3 CMC 34 FIN 4 74 ISZ 4 B4 XCH 4 F4 CMA 35 JIN 4 75 ISZ 5 B6 XCH 6 F6 RAR 37 JIN 6 76 ISZ 6 B6 XCH 6 F6 RAR 37 JIN 6 77 ISZ 7 B7 XCH 7 F7 TCC 38 FIN 8 78 ISZ 8 B8 XCH 8 F8 DAC 39 JIN 8 79 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 7A ISZ 10 BA XCH 10 FA STC	Ī										
2A FIM 10 6A INC 10 AA LD 10 EA RDR 2B SRC 10 6B INC 11 AB LD 11 EB ADM 2C FIM 12 6C INC 12 AC LD 12 EC RD0 2D SRC 12 6D INC 13 AD LD 13 ED R01 2E FIM 14 6E INC 14 AE LD 14 EE R02 2F SRC 14 6F INC 15 AF LD 15 EF R03 30 FIN 0 70 ISZ 0 B0 XCH 0 F0 CLB 31 JIN 0 71 ISZ 1 B1 XCH 1 F1 CLC 32 FIN 2 72 ISZ 2 B2 XCH 2 F2 IAC 33 JIN 2 73 ISZ 3 B3 XCH 3 F3 CMC 34 FIN 4 74 ISZ 4 B4 XCH 4 F4 CMA 35 JIN 4 75 ISZ 5 B5 XCH 5 F5 RAL 36 FIN 6 76 ISZ 6 B6 XCH 6 F6 RAR 37 JIN 6 77 ISZ 7 B7 XCH 7 F7 TCC 38 FIN 8 78 ISZ 8 B8 XCH 8 F8 DAC 39 JIN 8 79 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 7A ISZ 10 BA XCH 10 FA STC		28 FIM 8	68	INC 8			LD	8	ı		
2B SRC 10 6B INC 11 AB LD 11 EB ADM 2C FIM 12 6C INC 12 AC LD 12 EC RD0 2D SRC 12 6D INC 13 AD LD 13 ED RD1 2E FIM 14 6E INC 14 AE LD 14 EE RD2 2F SRC 14 6F INC 15 AF LD 15 EF RD3 3D FIN 0 70 ISZ 0 BO XCH 0 FO CLB 31 JIN 0 71 ISZ 1 B1 XCH 1 F1 CLC 32 FIN 2 72 ISZ 2 B2 XCH 2 F2 IAC 33 JIN 2 73 ISZ 3 B3 XCH 3 F3 CMC 34 FIN 4 74 ISZ 4 B4 XCH 4 F4 CMA 35 JIN 4 75 ISZ 5 B5 XCH 5 F5 RAL 36 FIN 6 76 ISZ 6 B6 XCH 6 F6 RAR 37 JIN 6 77 ISZ 7 B7 XCH 7 F7 TCC 38 FIN 8 78 ISZ 8 B8 XCH 8 F8 DAC 39 JIN 8 79 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 7A ISZ 10 BA XCH 10 FA STC						A9	LÒ	9	E9	ROM	
2C FIM 12 6C INC 12 AC LD 12 EC RD0 2D SRC 12 6D INC 13 AD LD 13 ED RD1 2E FIM 14 6E INC 14 AE LD 14 EE RD2 2F SRC 14 6F INC 15 AF LD 15 EF RD3 30 FIN 0 70 ISZ 0 B0 XCH 0 F0 CLB 31 JIN 0 71 ISZ 1 B1 XCH 1 F1 CLC 32 FIN 2 72 ISZ 2 B2 XCH 2 F2 IAC 33 JIN 2 73 ISZ 3 B3 XCH 3 F3 CMC 34 FIN 4 74 ISZ 4 B4 XCH 4 F4 CMA 35 JIN 4 75 ISZ 5 B5 XCH 5 F5 RAL 36 FIN 6 76 ISZ 6 B6 XCH 6 F6 RAR 37 JIN 6 77 ISZ 7 B7 XCH 7 F7 TCC 38 FIN 8 78 ISZ 8 B8 XCH 8 F8 DAC 39 JIN 8 79 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 7A ISZ 10 BA XCH 10 FA STC											
2D SRC 12 6D INC 13 AD LD 13 ED R01 2E FIM 14 6E INC 14 AE LD 14 EE R02 2F SRC 14 6F INC 15 AF LD 15 EF R03 30 FIN 0 70 ISZ 0 B0 XCH 0 F0 CLB 31 JIN 0 71 ISZ 1 B1 XCH 1 F1 CLC 32 FIN 2 72 ISZ 2 B2 XCH 2 F2 IAC 33 JIN 2 73 ISZ 3 B3 XCH 3 F3 CMC 34 FIN 4 74 ISZ 4 B4 XCH 4 F4 CMA 35 JIN 4 75 ISZ 5 B5 XCH 5 F5 RAL 36 FIN 6 76 ISZ 6 B6 XCH 6 F6 RAR 37 JIN 6 77 ISZ 7 B7 XCH 7 F7 TCC 38 FIN 8 78 ISZ 8 B8 XCH 8 F8 DAC 39 JIN 8 79 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 7A ISZ 10 BA XCH 10 FA STC											
2E FIM 14 6E INC 14 AE LD 14 EE RD2 2F SRC 14 6F INC 15 AF LD 15 EF RD3 30 FIN 0 70 ISZ 0 BO XCH 0 FO CLB 31 JIN 0 71 ISZ 1 B1 XCH 1 F1 CLC 32 FIN 2 72 ISZ 2 B2 XCH 2 F2 IAC 33 JIN 2 73 ISZ 3 B3 XCH 3 F3 CMC 34 FIN 4 74 ISZ 4 B4 XCH 4 F4 CMA 35 JIN 4 75 ISZ 5 B5 XCH 5 F5 RAL 36 FIN 6 76 ISZ 6 B6 XCH 6 F6 RAR 37 JIN 6 77 ISZ 7 B7 XCH 7 F7 TCC 38 FIN 8 78 ISZ 8 B8 XCH 8 F8 DAC 39 JIN 8 79 ISZ 9 B9 XCH 9 <t< th=""><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></t<>											
2F SRC 14 6F INC 15 AF LD 15 EF RD3 30 FIN 0 70 ISZ 0 B0 XCH 0 F0 CLB 31 JIN 0 71 ISZ 1 B1 XCH 1 F1 CLC 32 FIN 2 72 ISZ 2 B2 XCH 2 F2 IAC 33 JIN 2 73 ISZ 3 B3 XCH 3 F3 CMC 34 FIN 4 74 ISZ 4 B4 XCH 4 F4 CMA 35 JIN 4 75 ISZ 5 B5 XCH 5 F5 RAL 36 FIN 6 76 ISZ 6 B6 XCH 6 F6 RAR 37 JIN 6 77 ISZ 7 B7 XCH 7 F7 TCC 38 FIN 8 78 ISZ 8 B8 XCH 8 F8 DAC 39 JIN 8 79 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 7A ISZ 10 BA XCH 10 FA STC											
30 FIN 0 70 ISZ 0 B0 XCH 0 F0 CLB 31 JIN 0 71 ISZ 1 B1 XCH 1 F1 CLC 32 FIN 2 72 ISZ 2 B2 XCH 2 F2 IAC 33 JIN 2 73 ISZ 3 B3 XCH 3 F3 CMC 34 FIN 4 74 ISZ 4 B4 XCH 4 F4 CMA 35 JIN 4 75 ISZ 5 B5 XCH 5 F5 RAL 36 FIN 6 76 ISZ 6 B6 XCH 6 F6 RAR 37 JIN 6 77 ISZ 7 B7 XCH 7 F7 TCC 38 FIN 8 78 ISZ 8 B8 XCH 8 F8 DAC 39 JIN 8 79 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 7A ISZ 10 BA XCH 10 FA STC			i								
31 JIN 0 71 ISZ 1 81 XCH 1 F1 CLC 32 FIN 2 72 ISZ 2 82 XCH 2 F2 IAC 33 JIN 2 73 ISZ 3 83 XCH 3 F3 CMC 34 FIN 4 74 ISZ 4 84 XCH 4 F4 CMA 35 JIN 4 75 ISZ 5 85 XCH 5 F5 RAL 36 FIN 6 76 ISZ 6 86 XCH 6 F6 RAR 37 JIN 6 77 ISZ 7 87 XCH 7 F7 TCC 38 FIN 8 78 ISZ 8 88 XCH 8 F8 DAC 39 JIN 8 79 ISZ 9 89 XCH 9 F9 TCS 3A FIN 10 7A ISZ 10 BA XCH 10 FA STC	Ì										
32 FIN 2 72 ISZ 2 B2 XCH 2 F2 IAC 33 JIN 2 73 ISZ 3 B3 XCH 3 F3 CMC 34 FIN 4 74 ISZ 4 B4 XCH 4 F4 CMA 35 JIN 4 75 ISZ 5 B5 XCH 5 F5 RAL 36 FIN 6 76 ISZ 6 B6 XCH 6 F6 RAR 37 JIN 6 77 ISZ 7 B7 XCH 7 F7 TCC 38 FIN 8 78 ISZ 8 B8 XCH 8 F8 DAC 39 JIN 8 79 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 7A ISZ 10 BA XCH 10 FA STC		31 JIN O		ISZ 1							
33 JIN 2 73 ISZ 3 B3 XCH 3 F3 CMC 34 FIN 4 74 ISZ 4 B4 XCH 4 F4 CMA 35 JIN 4 75 ISZ 5 B5 XCH 5 F5 RAL 36 FIN 6 76 ISZ 6 B6 XCH 6 F6 RAR 37 JIN 6 77 ISZ 7 B7 XCH 7 F7 TCC 38 FIN 8 78 ISZ 8 B8 XCH 8 F8 DAC 39 JIN 8 79 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 7A ISZ 10 BA XCH 10 FA STC				ISZ 2	ļ		XCH			IAC	
35 JIN 4 75 ISZ 5 B5 XCH 5 F5 RAL 36 FIN 6 76 ISZ 6 B6 XCH 6 F6 RAR 37 JIN 6 77 ISZ 7 B7 XCH 7 F7 TCC 38 FIN 8 78 ISZ 8 B8 XCH 8 F8 DAC 39 JIN 8 79 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 7A ISZ 10 BA XCH 10 FA STC										CMC	
36 FIN 6 76 ISZ 6 86 XCH 6 F6 RAR 37 JIN 6 77 ISZ 7 87 XCH 7 F7 TCC 38 FIN 8 78 ISZ 8 88 XCH 8 F8 DAC 39 JIN 8 79 ISZ 9 89 XCH 9 F9 TCS 3A FIN 10 7A ISZ 10 BA XCH 10 FA STC			- 1								
37 JIN 6 77 ISZ 7 B7 XCH 7 F7 TCC 38 FIN 8 78 ISZ 8 B8 XCH 8 F8 DAC 39 JIN 8 79 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 7A ISZ 10 BA XCH 10 FA STC											
38 FIN 8 78 ISZ 8 B8 XCH 8 F8 DAC 39 JIN 8 79 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 7A ISZ 10 BA XCH 10 FA STC											
39 JIN 8 79 ISZ 9 B9 XCH 9 F9 TCS 3A FIN 10 7A ISZ 10 BA XCH 10 FA STC	-										
3A FIN 10 7A ISZ 10 BA XCH 10 FA STC											
					i						
3B JHN 10 78 ISZ 11 BB XCH 11 FB DAA		3B JIN 10					XCH				
3C FIN 12 7C ISZ 12 BC XCH 12 FC KBP	ļ										
3D JIN 12 7D ISZ 13 BD XCH 13 FD DCL	1		,	ISZ 13							
3E FIN 14 7E ISZ 14 BE XCH 14 FE —							XCH			_	
3F JIN 14 7F ISZ 15 BF XCH 15 FF -	L	3F_JIN 14	7F	ISZ 15		BF	XCH	15	FF	-	



Absolute Maximum Ratings*

Ambient Temperature Under Bias	0°C to 70°C -55°C to + 125°C
Input Voltages and Supply Voltage with respect to Vss	
Power Dissipation	1.0 Watt

"COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. and Operating Characteristics


 $T_A = 0^{\circ} C$ to $70^{\circ} C$; $V_{SS} - V_{DD} = 15 V \pm 5\%$; $t_{\phi PW} = t_{\phi D1} = 400$ nsec; logic "0" is defined as the more positive voltage (V_{IH} , V_{OL}); Unless Otherwise Specified.

SUPPL	Υ.	CU	ıR	R	E١	JŢ
-------	----	----	----	---	----	----

Symbol	Parameter	Min.	Limit Typ.	Max.	Unit	Test Conditions
100	Average Supply Current		30	40	mA	T _A =25°C
NPUT CH	IARACTERISTICS					
lu	Input Leakage Current			10	μА	∨ _{ال} =۷ _{DD}
V _{IH}	Input High Voltage (Except Clocks)	V _{SS} -1.5		V _{SS} +.3	٧	
VIL	Input Low Voltage (Except Clocks)	Voo		V _{SS} -5.5	٧	
VILO	Input Low Voltage	V _{DD}		V _{SS} -4.2	٧	4004 TEST Input
VIHC	Input High Voltage Clocks	V _{SS} -1.5		V _{SS} +.3	٧	
VILC	Input Low Voltage Clocks	V _{DD}		V _{SS} -13.4	٧	
	CHARACTERISTICS					
<u></u>	Data Bus Output Leakage Current			10	μΑ	V _{OUT} =-12V
Voн	Output High Voltage	V _{SS} 5V	Vss		V	Capacitance Load
lo _L	Data Lines Sinking Current	8	15		mΑ	V _{OUT} =V _{SS}
lor Por	CM-ROM Sinking Current	6.5	12		mA	V _{OUT} ≃V _{SS}
lo _L	CM-RAM Sinking Current	2.5	.6		mΑ	Vout=Vss
Vo _L	Output Low Voltage, Data Bus, CM, SYNC	V _{SS} -12		V _{SS} -6.5	٧	l _{OL} =0.5mA
Ron	Output Resistance, Data Line "O" Level		150	250	Ω	V _{OUT} =V _{\$\$} 5V
ROH	CM-ROM Output Resistance, Data Line "0" Level		320	600	Ω	V _{OUT} =V _{SS} 5V
ROH	CM-RAM Output Resistance, Data Line "0" Level	· ·	1.1	1.8	kΩ	V _{OUT} =V _{SS} 5V
CAPACIT	ANCE					
C _o	Clock Capacitance		14	20	pF	V _{IN} =V _{SS}
C _{DB}	Data Bus Capacitance		7	10	рF	V _{IN} =V _{SS}
CIN	Input Capacitance	<u> </u> -		10	ρF	V _{IN} =V _{SS}
COUT	Output Capacitance		•	. 10	рF	V _{IN} =V _{SS}



Typical D.C. Characteristics



A.C. Characteristics

 $T_A = 0^{\circ} C$ to $70^{\circ} C$, $V_{SS} - V_{DD} = 15 V \pm 5\%$



Symbol	Parameter	Min.	Limit Typ.	Max.	Unit	Test Conditions
t _{CY}	Clock Period	1.35		2.0	µsес	
t _{¢R}	Clock Rise Time			50	ns	
t _{φF}	Clock Fall Times			50	ns	
t φPW	Clock Width	380		480	ns	
t _{φD1}	Clock Delay ϕ_1 to ϕ_2	400		550	ns	
t _{øD2}	Clock Delay ϕ_2 to ϕ_1	150			ns	
tw	Data-In, CM, SYNC Write Time	350	100		ns	
tH ^[1,3]	Data-In, CM, SYNC Hold Time	40	20		ns	
t _H [3]	Data Bus Hold Time During $M_2 \cdot X_{\tilde{\tau}}$ and and $X_2 \cdot X_3$ Transition.	150			п\$	
tos ^[2]	Set Time (Reference)	0			ns	
t _{ACC}	Data-Out Access Time Data Lines Data Lines SYNC CM-ROM CM-RAM		-	930 700 930 930 930	ns ns ns ns	C _{OUT} = 500pF Data Lines 200pF Data Lines 14 500pF SYNC 160pF CM-ROM 50pF CM-RAM
t _{OH}	Data-Out Hold Time	50	150	550	ns	C _{OUT} =20pF

Notes: 1. t_H measured with t_{φR} = 10nsec.
 2. TACC is Data Bus, SYNC and CM-line output access time referred to the φ₂ trailing edge which clocks these lines out. tos is the same output access time referred to the leading edge of the next φ₂ clock pulse.
 3. All MCS-40 components which may transmit instruction or data to the 4004 at M₂ and X₂ always enter a float state until the

⁴⁰⁰⁴ takes over the data bus at X₁ and X₃ time. Therefore the t_H requirement is always insured since each component contributes 10µA of leakage current and 10pF of capacitance which guarantees that the data bus cannot change faster than 1V/µs.

^{4.} CDATA BUS = 200pF if 4008 and 4009 or 4289 is used.




Figure 1. Timing Diagram.






Figure 2. Timing Detail.