


Killian Rush, Bronco York, Jack Carnovale


Assignment 16: Bop It Final Gerber Submission

Here are screenshots for the final board for our Bop It project: Power It!

Schematic:



Board Layout:



Design Rule Test:

Design Rule Verification Report

Date: 10/21/2022
Time: 10:41:10 PM
Elapsed Time: 00:00:01
Filename: C:\Users\jackt\OneDrive\Documents\School\Semester 5\1895_Junior_Design\Bopt\Bopt\Bopt_PCB_PcbDoc

Warnings: 0
Rule Violations: 0

Summary

Warnings	Count
Total	0

Rule Violations	Count
Clearance Constraint (Gap=8mil).(OnLayer('Top Layer')).(All)	0
Clearance Constraint (Gap=7.874mil).(All).(All)	0
Clearance Constraint (Gap=8mil).(OnLayer('Bottom Layer')).(All)	0
Short-Circuit Constraint (Allowed=No).(All).(All)	0
Un-Routed Net Constraint (.)(All).)	0