



System Management Bus Core Specification

MASTERY

	Company	Name	Function	Date
Written by:	ELSYS Design	Killian MICHAUD	SoC Design Engineer	07/11/2024
Approved by:				
Authorized by:				

REFERENCE DOCUMENT

Title	Reference
System Management Bus (SMBus) Specification	smbus20.pdf
WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores	wbspec_b3.pdf

Table of contents

1.	Introduction	5
1.1.	Presentation of the document	5
1.2.	Principle and application domain	5
1.3.	Targeted hardware	5
2.	Global description of module IP_SMBus	6
2.1.	Architecture of module IP_SMBus	6
2.2.	Functional diagram of module IP_SMBus	6
2.3.	Specifications of module IP_SMBus	7
2.4.	Module IP_SMBus interface description (IO Ports)	7
2.5.	List of registers	7
2.6.	Registers Description	8
3.	Implementation of module IP_SMBus	10
3.1.	Submodule WB_ITF	10
	Description of submodule WB_ITF	10
	Functional description of submodule WB_ITF	10
	Submodule WB_ITF interface description:	10
3.2.	Submodule SMBus_Controller	12
	Description of submodule SMBus_Controller	12
	Functional description of submodule SMBus_Controller	12
	Submodule SMBus_Controller interface description:	14
4.	Simulations:	15
	APPENDIX	16

List of figures

<i>Figure 1 : Architecture of IP_SMBus</i>	<i>6</i>
<i>Figure 2 : Functional Diagram of IP_SMBus</i>	<i>6</i>
<i>Figure 3 : Description of WB_ITF</i>	<i>10</i>
<i>Figure 4 : Description of SMBus_Controller</i>	<i>12</i>
<i>Figure 5 : Finite State Machine of SMBus_Controller</i>	<i>13</i>
<i>Figure 6 : Write Command timing</i>	<i>15</i>
<i>Figure 7 : Read Command timing</i>	<i>15</i>

List of tables

<i>Table 1 : Module IP_SMBus I/O Interface</i>	<i>7</i>
<i>Table 2 : Memory mapping of IP_SMBus</i>	<i>7</i>
<i>Table 3 : CONTROL Register details</i>	<i>8</i>
<i>Table 4 : STATUS Register details</i>	<i>8</i>
<i>Table 5 : ADDRESS Register details</i>	<i>9</i>
<i>Table 6 : TRANSMIT Register details</i>	<i>9</i>
<i>Table 7 : RECEIVE Register details</i>	<i>9</i>
<i>Table 8 : Submodule WB_ITF I/O Interface</i>	<i>10</i>
<i>Table 9 : Submodule SMBus_Controller I/O Interface</i>	<i>14</i>

1. Introduction

The System Management Bus (SMBus) is a two-wire interface through which simple system and power management related chips can communicate with the rest of a system. SMBus provides a control bus for system and power management related tasks. The SMBus is a multi-master bus, meaning that more than one device capable of controlling the bus can be connected to it. This core is based on the SMBus 2.0 specification.

1.1. Presentation of the document

The System Management Bus Core is SMBus 2.0 compliant, ensuring compatibility with the latest System Management Bus standards. The device supports all SMBus Address Resolution Protocol (ARP) commands and allows for an assignable SMBus slave address, providing flexibility in addressing. Additionally, it handles both SMBus reset commands and supports SMBus clock synchronization and clock stretching for efficient communication. Furthermore, it is compatible with the WISHBONE Rev B.3 System-on-Chip (SOC) bus standard, making it a versatile and robust solution for various applications.

1.2. Principle and application domain

➤ Principle

SMBus operates on a master-slave architecture, where the master device initiates communication and the slave devices respond. It supports multiple devices on the same bus, with each device having a unique address. Key features include clock synchronization, clock stretching, and error checking to ensure reliable data transfer.

➤ Application Domain

SMBus is widely used in computer systems and embedded applications for tasks such as:

- Power Management: Managing power supplies, battery charging, and monitoring battery status.
- System Monitoring: Reporting system health, temperature, voltage, and fan speed.
- Device Configuration: Setting parameters for various components like memory modules and sensors.
- Error Reporting: Communicating error conditions and system status to the host controller.

Overall, SMBus is essential for efficient system management and communication between various hardware components.

1.3. Targeted hardware

2. Global description of module IP_SMBus

2.1. Architecture of module IP_SMBus




Figure 1 : Architecture of IP_SMBus

- **SMBus Controller:**
 - Supports SMBus 2.0 protocol
 - Master and Slave modes
 - Clock stretching and arbitration
 - Configurable clock frequency
- **Wishbone Interface:**
 - Compliant with Wishbone B3 specification
 - Supports 8 data transfers
 - Interrupt support

2.2. Functional diagram of module IP_SMBus




Figure 2 : Functional Diagram of IP_SMBus

2.3. Specifications of module IP_SMBus

N/A

2.4. Module IP_SMBus interface description (IO Ports)

Table 1 : Module IP_SMBus I/O Interface

Generic Parameters	INPUT_CLK	FPGA clock input : Default value : 100 MHz
	BUS_CLK	SMBus clock target : Default value : 100 kHz
Inputs	WB_CLK_I	Wishbone clock input
	WB_RST_I	Wishbone synchronous reset input
	ARST_I	Wishbone asynchronous reset input
	WB_ADR_I	3bits Wishbone address input
	WB_DAT_I	8Bits Wishbone data input
	WB_WE_I	Wishbone write enable input
	WB_STB_I	Wishbone strobe input
	WB_CYC_I	Wishbone valid bus cycle input
	SMBCLK	SMBus bi-directional clock
	SMBDAT	SMBus bi-directional data
Outputs	WB_DAT_O	8bits Wishbone data output
	WB_ACK_O	Wishbone acknowledge output
	WB_INTA_O	Wishbone interrupt output
	SMBCLK	SMBus bi-directional clock
	SMBDAT	SMBus bi-directional data

2.5. List of registers

Table 2 : Memory mapping of IP_SMBus

Address Offset *	Name	Access	Description
00h	CONTROL	R/W	Control Register

01h	STATUS	RO	Status Register
02h	ADDRESS	WO	Device Address Register
03h	TRANSMIT	WO	Transmit data Register
04h	RECEIVE	RO	Receive data Register

*Notes : Address offset is relative to IP SMBus base address

2.6. Registers Description

➤ CONTROL (Control register Address – Offset 00h)

Table 3 : CONTROL Register details

Bits	Fields Name	Default Value	Access Type	Description
0	EN	0	R/W	Enable signal to start a transaction
1	RWB	0	R/W	Read/Write bit : <ul style="list-style-type: none"> 0 : Write command 1 : Read command
2	TR_s	0	R/W	Enable successive transaction
7 to 3	Reserved	0	N/A	N/A

➤ STATUS (Status register Address – Offset 01h)

Table 4 : STATUS Register details

Bits	Fields Name	Default Value	Access Type	Description
0	BUSY	0	RO	SMBus Controller Busy signals : <ul style="list-style-type: none"> 0 : Controller in IDLE State 1 : Controller transmit or receive data
1	RXACK	0	RO	Acknowledge signal from Slave Device from SMBDAT : <ul style="list-style-type: none"> 0 : Slave Acknowledge 1 : Slave NOT Acknowledge
7 to 2	Reserved	0	N/A	N/A

➤ **ADDRESS (Address register Address – Offset 02h)**

Table 5 : ADDRESS Register details

Bits	Fields Name	Default Value	Access Type	Description
7 to 0	ADDR	0	WO	Device Address to transmit on SMBDAT

➤ **TRANSMIT (Transmit register Address – Offset 03h)**

Table 6 : TRANSMIT Register details

Bits	Fields Name	Default Value	Access Type	Description
7 to 0	TX_DATA	0	WO	Data to transmit on SMBDAT

➤ **RECEIVE (Receive register Address – Offset 04h)**

Table 7 : RECEIVE Register details

Bits	Fields Name	Default Value	Access Type	Description
7 to 0	RX_DATA	0	RO	Data received from SMBDAT

3. Implementation of module IP_SMBus

3.1. Submodule WB_ITF

Description of submodule WB_ITF




Figure 3 : Description of WB_ITF

Functional description of submodule WB_ITF

This sub-modules integrate the internal registers. These are available with read and write access through WB_WE_I signal. The features of WB_ITF are listed below :

- Reset Handling: Manages asynchronous and synchronous resets.
- Address Decoding: Uses address inputs to determine which internal register to read from or write to.
- Data Transfer: Facilitates data transfer between the Wishbone bus and internal registers.
- Control and Status Registers: Manages control signals and status reporting for the interface.

This module is designed to interface with other components in a system-on-chip (SoC) environment, providing a standardized communication protocol for data exchange.

Submodule WB_ITF interface description:

Table 8 : Submodule WB_ITF I/O Interface

Inputs	WB_CLK_I	Wishbone clock input
	WB_RST_I	Wishbone synchronous reset input

	ARST_I	Wishbone asynchronous reset input
	WB_ADR_I	3bits Wishbone address input
	WB_DAT_I	8Bits Wishbone data input
	WB_WE_I	Wishbone write enable input
	WB_STB_I	Wishbone strobe input
	WB_CYC_I	Wishbone valid bus cycle input
	Busy	Busy signal from SMBus Controller for STATUS Register
	RxACK	Slave Device Acknowledge from SMBus Controller for STATUS Register
	RX_DATA	8bits Received data from SMBus Controller for RECEIVE Register
Outputs	WB_DAT_O	8bits Wishbone data output
	WB_ACK_O	Wishbone acknowledge output
	WB_INTA_O	Wishbone interrupt output
	ADDR	7bits Address Slave Device from ADDRESS Register for SMBus Controller
	EN	Enable transaction from CONTROL Register for SMBus Controller
	RWB	Read/Write bit command from CONTROL Register for SMBus Controller
	TR_S	Enable successive transaction from CONTROL Register for SMBus Controller
	TX_DATA	8bits Data to transmit on SMBDAT from TRANSMIT Register for SMBus Controller

3.2. Submodule SMBus_Controller

Description of submodule SMBus_Controller




Figure 4 : Description of SMBus_Controller

Functional description of submodule SMBus_Controller

In this module, the SMBus clock is generated with a process. The process is designed to generate specific timing signals based on an input clock and a reset signal. It uses a counter to keep track of clock cycles, counting up to a value determined by a multiplier. When the reset signal is active, the process initializes certain control signals and resets the counter.

On each rising edge of the clock, the process updates a previous clock state and increments the counter if a specific condition is met. The process then uses a series of conditions to set the values of the timing signals based on the counter's value.

During the first quarter of the cycle, both timing signals are low. In the second quarter, one of the timing signals goes high. In the third quarter, the other timing signal goes high, and a control signal is set based on another condition.

In the final quarter, the first timing signal goes low again while the second remains high. This ensures the generation of synchronized timing signals with specific characteristics.

After generating the clock for the SMBus transaction, the next step of the module uses a Finite State Machine (FSM) that generates SMBDAT from the signals available in the internal registers.




Figure 5 : Finite State Machine of SMBus_Controller

The FSM begins in the idle state, where it waits for an enable signal (en). If en is active, it transitions to the start state, setting the address and read/write bit, and preparing the data for transmission.

In the start state, the FSM sets the data line to the current bit of the address and read/write bit, then moves to the address state. Here, it shifts through the bits of the address, setting the data line accordingly, until all bits are sent.

Upon completion, it transitions to slv_ack1, where it waits for an acknowledgment from the slave device. If acknowledged, the FSM checks the operation type: for a write operation, it moves to the write state, sending data bits; for a read operation, it transitions to the read state, receiving data bits.

After sending, the FSM enters slv_ack2 to wait for another acknowledgment. If acknowledged and the enable signal is still active, it may loop back to start another transaction.

After receiving data , the FSM enters the mst_ack state to wait for acknowledgment of the SMBus Controller to finalize the transaction. . If acknowledged and the enable signal is still active, it may loop back to start another transaction.

Finally, the FSM transitions to the stop state, indicating the end of the communication, and then returns to the idle state, ready for the next operation. Throughout these states, various control signals are set to manage the data flow and ensure proper synchronization.

Submodule SMBus_Controller interface description:

Table 9 : Submodule SMBus_Controller I/O Interface

Generic Parameters	INPUT_CLK	FPGA clock input : Default value : 100 MHz
	BUS_CLK	SMBus clock target : Default value : 100 kHz
Inputs	CLK	Wishbone clock input
	RESETN	Wishbone asynchronous reset input
	EN	Enable transaction from WB_ITF
	RWB	Read/Write bit command from WB_ITF
	TR_S	Enable successive transaction from WB_ITF
	ADDR	7bits Address Slave Device from WB_ITF
	DATA_IN	8bits Data to transmit on SMBDAT from WB_ITF
	SMBCLK	SMBus bi-directional clock
	SMBDAT	SMBus bi-directional data
Outputs	BUSY	Busy signal for WB_ITF
	ACK	Slave Device Acknowledge for WB_ITF
	DATA_OUT	8bits Received data for WB_ITF
	SMBCLK	SMBus bi-directional clock
	SMBDAT	SMBus bi-directional data

4. Simulations:

➤ SMBus Write Command timing



Figure 6 : Write Command timing

➤ SMBus Read Command timing




Figure 7 : Read Command timing

APPENDIX