


NEWER DESIGN

Dec. 2010

852 nm Laser locking circuit



by current configuration LP filter is 1st order, B12 = nothing
 B14 = shorted
 B17 = shorted
 C14 = nothing
 is configured as inverting amp.

11 there is no SW4, opamp U2D with a jumper

R1 100k
 R2 10k
 R3 3.2k
 R4 10k
 R5 3.2k → 56k replaced by July 2011
 R6 100k
 R7 10k
 R8 10k
 R9 100k
 R10 10k
 R11 10k
 R12 nothing
 R13 10k
 R14 shorted
 R15 10k
 R16 10k
 R17 shorted
 R18 10k
 R19 10k
 R20 10k
 R21 10k
 R22 3.2k
 R23 20k


C4 10uF
 C13 nothing
 C14 nothing
 C10 33uF
 C3 0.1uF
 C7 1uF
 C22 nothing
 C27 220uF
 C24 ~ 20pF

July 2011 removed → limits bandwidth

All other caps → 0.1uF bypass
 (Also, a pair of 4.7uF tantalum at power supply pins)
 → no board pins for these

replaced by 20k July 2011





File: Dionysios Laser Lock 2.sch

Sheet: /

Title:


Size: User Date: 20 dec 2010

KiCad E.D.A. eeschema (2010-05-05 BZR 2356)-stable

Rev:

Id: 1/1


MODIFIED SCHEMATIC



The dashed box includes all changes

we need to make

this pot will be connected to the board with a 3 pin connector, same as all other 3 pin connectors on the board



OLD DESIGN

Dec 2010
pcb layout

