# LibreSilicon process HKUST (NFF)

David Lanzendörfer

August 5, 2019

#### Abstract

Copyright © 2017 LANCEVILLE TECHNOLOGY GROUP CO., LIMITED. All rights reserved.

This process is licensed under the Libre Silicon public license; you can redistribute it and/or modify it under the terms of the Libre Silicon public license as published by the Libre Silicon alliance, either version 1 of the License, or (at your option) any later version.

This design is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the Libre Silicon Public License for more details.

This document is part of the specification of the free silicon manufacturing standard for manufacturing the LibreSilicon standard logic cells<sup>1</sup> and related free technology nodes from the LibreSilicon project.

For this initial revision 0.1 a gate-first approach has been chosen which led to the choice of polysilicon as the gate electrode material because of the simplicity of the gate alignment. For better isolation properties of the transistors and gates in overall a box-isolation approach has been chosen. All of these choices have been made with the future scale down from the recent  $1\mu m$  to smaller structure sizes. This process is for manufacturing  $1\mu m$  only! But further releases which will have been tested with smaller structure sizes can be expected.

Please see the document with the generic steps<sup>2</sup> in order to get a detailed description of the different steps.

<sup>1</sup>https://github.com/chipforge/StdCellLib

<sup>&</sup>lt;sup>2</sup>https://download.libresilicon.com/process/v1/process\_hightech\_steps.pdf


Process Flow of Lanceville Technologies Libre Silicon<br/>  $1\mu m$ 

• Project: LibreSilicon  $1\mu m$ 

• Name: Lanceville Technologies Group

- Substrate: P-Substrate silicon wafer  $<\!100\!>$ 

• Date: August 5, 2019



# 1 Initial alignment mask

Silicon substrate

7 / I	1 .
Mask:	basic

Wafer Cleanliness	Step Number	Equipment	Location	Cleanliness	Process	Requirements
Clean	1.1	B1: Sulfuric cleaning (WET-B1)	P2-01000	Clean	Default cleaning	
Clean	1.2	Spin Dryer-B (SRD-B)	P2-01000	Clean	Dry the wafer automatically	
Clean	1.3	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi Clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ( ${\approx}1.5\mu m$ ), soft bake: 110°C 1 minute
Clean	1.4	ASML Stepper (PHT-S1)	P2-00100	Clean Semi Clean	Exposure of the layer	$280mJcm^2$
Clean	1.5	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi Clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 30 minutes
Clean	1.6	NFF RIE Etcher (DRY-RIE-2)	P2-01000	Clean Semi Clean	CF4 Etch	140 seconds
Clean	1.7	PS210 Asher (DRY-PR-1)	P2-01000	Clean	Resist strip	
Clean	1.8	E4:Resist strip (WET-E4)	P2-01000	Clean Semi Clean	Resist strip	
Clean	1.9	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi Clean	Dry the wafer automatically	

### 2 Shallow trench isolation

Silicon substrate

A /	г	1	
ΙVΙ	เลร	k:	sti

Wafer Cleanliness	Step Number	Equipment	Location	Cleanliness	Process	Requirements
Clean	2.1	A3:Sulfuric cleaning (WET-A3)	P2-01000	Clean	Initial Cleaning	H2SO4+H2O2, 10 minutes @ 120°C
Clean	2.2	A2:HF:H2O (1:50) (WET-A2)	P2-01000	Clean	HF dip	1 minute
Clean	2.3	Spin Dryer-A (SRD-A)	P2-01000	Clean	Dry the wafer automatically	
Clean	2.4	Diff. Furnace-D1 Dry Oxidation (Only for gate oxide) (DIF-D1)	P2-01000	Clean	Pad oxide growth	10nm, 15 minutes @ 1000°C in dry environment
Clean	2.5	A3:Sulfuric cleaning (WET-A3)	P2-01000	Clean	Default cleaning	
Clean	2.6	Spin Dryer-A (SRD-A)	P2-01000	Clean	Dry the wafer automatically	
Clean	2.7	LPCVD-B2 Nitride/Low-Stress Nitride (CVD-B2)	P2-01000	Clean	CMP end stop deposition, Silicon nitride	100nm
Clean	2.8	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi Clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ( ${\approx}1.5\mu m$ ), soft bake: 110°C 1 minute
Clean	2.9	ASML Stepper (PHT-S1)	P2-00100	Clean Semi Clean	Exposure of the layer	$280mJcm^2$
Clean	2.10	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi Clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 30 minutes
Clean	2.11	NFF RIE Etcher (DRY-RIE-2)	P2-01000	Clean Semi Clean	CHF3 etch	4 minutes
Clean	2.12	DRIE Etcher #1 (DRY-Si-1)	P2-01000	Clean	SMALL001	$2\mu m -> 14$ cycles
Clean	2.13	PS210 Asher (DRY-PR-1)	P2-01000	Clean	Resist strip	
Clean	2.14	E4:Resist strip (WET-E4)	P2-01000	Clean Semi Clean	Resist strip	

Silicon substrate

Mask: sti

Wafer Cleanliness	Step Number	Equipment	Location	Cleanliness	Process	Requirements
Clean	2.15	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi Clean	Dry the wafer automatically	
Clean	2.16	A3:Sulfuric cleaning (WET-A3)	P2-01000	Clean	Default cleaning	
Clean	2.17	Spin Dryer-A (SRD-A)	P2-01000	Clean	Dry the wafer automatically	
Clean	2.18	LPCVD-B3 LTO (CVD-B3)	P2-01000	Clean	Oxide deposition	$2\mu m \ { m LTO}$
Clean	2.19	Strasbaugh CMP (CMP-1)	P2-10000	Clean	Semi-Sperse 25-E	10 minutes, PT rpm: 40, chuck rpm: 25, back pressure: 2 psi
Clean	2.20	B3:Decontamination (WET-B3)	P2-01000	Clean	RCA-1	10 minutes
Clean	2.21	C1:Nitride Strip (WET-C1)	P2-01000	Clean	Nitride strip	Remove CMP endstop
Clean	2.22	A3:Sulfuric cleaning (WET-A3)	P2-01000	Clean	Default cleaning	
Clean	2.23	Spin Dryer-A (SRD-A)	P2-01000	Clean	Dry the wafer automatically	
Clean	2.24	Diffusion Furnace-A1, anneal/oxidation (DIF-A1)	P2-01000	Clean	Densify LTO	30 minutes @ 850°C in inert atmosphere
Clean	2.25	A2:HF:H2O (1:50) (WET-A2)	P2-01000	Clean	Pad oxide removal/smoothening	3 minutes
Clean	2.26	Spin Dryer-A (SRD-A)	P2-01000	Clean	Dry the wafer automatically	

# 3 N-well

Silicon substrate

Mask: nwell

			1	lask: liwell		
Wafer Cleanliness	Step Number	Equipment	Location	Cleanliness	Process	Requirements
Clean	3.1	B1: Sulfuric cleaning (WET-B1)	P2-01000	Clean	Default cleaning	
Clean	3.2	Spin Dryer-B (SRD-B)	P2-01000	Clean	Dry the wafer automatically	
Clean	3.3	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi Clean	HMDS, PR coating, soft bake	FH 6400L: 3krpm ( ${\approx}1.5\mu m$ ), soft bake: 110°C 1 minute
Clean	3.4	ASML Stepper (PHT-S1)	P2-00100	Clean Semi Clean	Exposure of the layer	$340mJcm^2$
Clean	3.5	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi Clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 30 minutes
Clean	3.6	CF-3000 Implanter (IMP-3000)	P2-01000	Clean Semi Clean	Phorphorus implant	$2.33 \times 10^{12} cm^{-2}$ @70keV
Clean	3.7	PS210 Asher (DRY-PR-1)	P2-01000	Clean	Resist strip	
Clean	3.8	E4:Resist strip (WET-E4)	P2-01000	Clean Semi Clean	Resist strip	
Clean	3.9	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi Clean	Dry the wafer automatically	

# 4 P-well

Silicon substrate

Mask: pwell


Wafer Cleanliness	Step Number	Equipment	Location	Cleanliness	Process	Requirements
Clean	4.1	B1: Sulfuric cleaning (WET-B1)	P2-01000	Clean	Default cleaning	
Clean	4.2	Spin Dryer-B (SRD-B)	P2-01000	Clean	Dry the wafer automatically	
Clean	4.3	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi Clean	HMDS, PR coating, soft bake	FH 6400L: 3krpm ( ${\approx}1.5 \mu m$ ), soft bake: 110°C 1 minute
Clean	4.4	ASML Stepper (PHT-S1)	P2-00100	Clean Semi Clean	Exposure of the layer	$340mJcm^2$
Clean	4.5	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi Clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 30 minutes
Clean	4.6	CF-3000 Implanter (IMP-3000)	P2-01000	Clean Semi Clean	Boron implant	$1.93 \times 10^{12} cm^{-2}$ @40keV
Clean	4.7	PS210 Asher (DRY-PR-1)	P2-01000	Clean	Resist strip	
Clean	4.8	E4:Resist strip (WET-E4)	P2-01000	Clean Semi Clean	Resist strip	
Clean	4.9	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi Clean	Dry the wafer automatically	
Clean	4.10	A3:Sulfuric cleaning (WET-A3)	P2-01000	Clean	Default cleaning	
Clean	4.11	Spin Dryer-A (SRD-A)	P2-01000	Clean	Dry the wafer automatically	
Clean	4.12	Diffusion Furnace-A1, anneal/oxidation (DIF-A1)	P2-01000	Clean	Drive in	2 hours @ 1050°C in inert $(N_2)$ environment

# 5 P-Base

Silicon substrate				
	N	Mask: pbase		


Wafer Cleanliness	Step Number	Equipment	Location	Cleanliness	Process	Requirements
Clean	5.1	B1: Sulfuric cleaning (WET-B1)	P2-01000	Clean	Default cleaning	
Clean	5.2	Spin Dryer-B (SRD-B)	P2-01000	Clean	Dry the wafer automatically	
Clean	5.3	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi Clean	HMDS, PR coating, soft bake	FH 6400L: 3krpm ( ${\approx}1.5 \mu m$ ), soft bake: 110°C 1 minute
Clean	5.4	ASML Stepper (PHT-S1)	P2-00100	Clean Semi Clean	Exposure of the layer	$340mJcm^2$
Clean	5.5	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi Clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 30 minutes
Clean	5.6	CF-3000 Implanter (IMP-3000)	P2-01000	Clean Semi Clean	Boron implant	$1.93 \times 10^{12} cm^{-2}$ @40keV
Clean	5.7	PS210 Asher (DRY-PR-1)	P2-01000	Clean	Resist strip	
Clean	5.8	E4:Resist strip (WET-E4)	P2-01000	Clean Semi Clean	Resist strip	
Clean	5.9	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi Clean	Dry the wafer automatically	
Clean	5.10	A3:Sulfuric cleaning (WET-A3)	P2-01000	Clean	Default cleaning	
Clean	5.11	Spin Dryer-A (SRD-A)	P2-01000	Clean	Dry the wafer automatically	
Clean	5.12	Diffusion Furnace-A1, anneal/oxidation (DIF-A1)	P2-01000	Clean	Drive in	1 hour @ 1050°C in inert $(N_2)$ environment

### 6 N-Base




Wafer Cleanliness	Step Number	Equipment	Location	Cleanliness	Process	Requirements
Clean	6.1	B1: Sulfuric cleaning (WET-B1)	P2-01000	Clean	Default cleaning	
Clean	6.2	Spin Dryer-B (SRD-B)	P2-01000	Clean	Dry the wafer automatically	
Clean	6.3	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi Clean	HMDS, PR coating, soft bake	FH 6400L: 3krpm ( ${\approx}1.5 \mu m$ ), soft bake: 110°C 1 minute
Clean	6.4	ASML Stepper (PHT-S1)	P2-00100	Clean Semi Clean	Exposure of the layer	$340mJcm^2$
Clean	6.5	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi Clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 30 minutes
Clean	6.6	CF-3000 Implanter (IMP-3000)	P2-01000	Clean Semi Clean	Phorphorus implant	$2.33 \times 10^{12} cm^{-2} @70 \mathrm{keV}$
Clean	6.7	PS210 Asher (DRY-PR-1)	P2-01000	Clean	Resist strip	
Clean	6.8	E4:Resist strip (WET-E4)	P2-01000	Clean Semi Clean	Resist strip	
Clean	6.9	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi Clean	Dry the wafer automatically	
Clean	6.10	A3:Sulfuric cleaning (WET-A3)	P2-01000	Clean	Default cleaning	
Clean	6.11	Spin Dryer-A (SRD-A)	P2-01000	Clean	Dry the wafer automatically	
Clean	6.12	Diffusion Furnace-A1, anneal/oxidation (DIF-A1)	P2-01000	Clean	Drive in	30 minutes @ 1050°C in inert $(N_2)$ environment

### 7 Field oxide




Wafer Cleanliness	Step Number	Equipment	Location	Cleanliness	Process	Requirements
Clean	7.1	A3:Sulfuric cleaning (WET-A3)	P2-01000	Clean	Default cleaning	
Clean	7.2	Spin Dryer-A (SRD-A)	P2-01000	Clean	Dry the wafer automatically	
Clean	7.3	LPCVD-B3 LTO (CVD-B3)	P2-01000	Clean	Oxide deposition	200nm LTO
Clean	7.4	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi Clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ( ${\approx}1.5 \mu m$ ), soft bake: 110°C 1 minute
Clean	7.5	ASML Stepper (PHT-S1)	P2-00100	Clean Semi Clean	Exposure of the layer	$280mJcm^2$
Clean	7.6	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi Clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 30 minutes
Clean	7.7	AOE Etcher (DRY-AOE)	P2-01000	Clean	Etch oxide FOX openings	Etch through 200nm
Clean	7.8	PS210 Asher (DRY-PR-1)	P2-01000	Clean	Resist strip	
Clean	7.9	E4:Resist strip (WET-E4)	P2-01000	Clean Semi Clean	Resist strip	
Clean	7.10	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi Clean	Dry the wafer automatically	

# 8 SONOS




Wafer Cleanliness	Step Number	Equipment	Location	Cleanliness	Process	Requirements
Clean	8.1	A3:Sulfuric cleaning (WET-A3)	P2-01000	Clean	Default cleaning	
Clean	8.2	Spin Dryer-A (SRD-A)	P2-01000	Clean	Dry the wafer automatically	
Clean	8.3	LPCVD-B3 LTO (CVD-B3)	P2-01000	Clean	Lower gate oxide growth	5nm
Clean	8.4	A3:Sulfuric cleaning (WET-A3)	P2-01000	Clean	Default cleaning	
Clean	8.5	Spin Dryer-A (SRD-A)	P2-01000	Clean	Dry the wafer automatically	
Clean	8.6	LPCVD-B2 Nitride/Low-Stress Nitride (CVD-B2)	P2-01000	Clean	Charge carrying nitride growth	10nm
Clean	8.7	A3:Sulfuric cleaning (WET-A3)	P2-01000	Clean	Default cleaning	
Clean	8.8	Spin Dryer-A (SRD-A)	P2-01000	Clean	Dry the wafer automatically	
Clean	8.9	LPCVD-B3 LTO (CVD-B3)	P2-01000	Clean	Lower gate oxide growth	5nm
Clean	8.10	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi Clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ( ${\approx}1.5 \mu m$ ), soft bake: 110°C 1 minute
Clean	8.11	ASML Stepper (PHT-S1)	P2-00100	Clean Semi Clean	Exposure of the layer	$280mJcm^2$
Clean	8.12	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi Clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 30 minutes
Clean	8.13	NFF RIE Etcher (DRY-RIE-2)	P2-01000	Clean Semi Clean	Nitride etch	30 seconds (50nm, 100nm/min)
Clean	8.14	PS210 Asher (DRY-PR-1)	P2-01000	Clean	Resist strip	




Wafer Cleanliness	Step Number	Equipment	Location	Cleanliness	Process	Requirements
Clean	8.15	E4:Resist strip (WET-E4)	P2-01000	Clean Semi Clean	Resist strip	
Clean	8.16	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi Clean	Dry the wafer automatically	

# 9 Gate




Wafer Cleanliness	Step Number	Equipment	Location	Cleanliness	Process	Requirements
Clean	9.1	A3:Sulfuric cleaning (WET-A3)	P2-01000	Clean	Default cleaning	
Clean	9.2	Spin Dryer-A (SRD-A)	P2-01000	Clean	Dry the wafer automatically	
Clean	9.3	Diff. Furnace-D1 Dry Oxidation (Only for gate oxide) (DIF-D1)	P2-01000	Clean	Gate oxide growth	40nm, 33 minutes 14 seconds @ 1050°C in dry environment
Clean	9.4	A3:Sulfuric cleaning (WET-A3)	P2-01000	Clean	Default cleaning	
Clean	9.5	Spin Dryer-A (SRD-A)	P2-01000	Clean	Dry the wafer automatically	
Clean	9.6	LPCVD-A3: Amor-Si/Poly (CVD-A3)	P2-01000	Clean	Gate electrode growth	250nm of poly silicon
Clean	9.7	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi Clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ( ${\approx}1.5\mu m$ ), soft bake: 110°C 1 minute
Clean	9.8	ASML Stepper (PHT-S1)	P2-00100	Clean Semi Clean	Exposure of the layer	$280mJcm^2$
Clean	9.9	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi Clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 30 minutes
Clean	9.10	Poly etcher (DRY-Poly)	P2-01000	Clean Semi Clean	Poly silicon etch	HBr only, 2 minutes
Clean	9.11	PS210 Asher (DRY-PR-1)	P2-01000	Clean	Resist strip	
Clean	9.12	E4:Resist strip (WET-E4)	P2-01000	Clean Semi Clean	Resist strip	
Clean	9.13	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi Clean	Dry the wafer automatically	

# 10 Implant stop




Wafer Cleanliness	Step Number	Equipment	Location	Cleanliness	Process	Requirements
Clean	10.1	A3:Sulfuric cleaning (WET-A3)	P2-01000	Clean	Default cleaning	
Clean	10.2	Spin Dryer-A (SRD-A)	P2-01000	Clean	Dry the wafer automatically	
Clean	10.3	LPCVD-B3 LTO (CVD-B3)	P2-01000	Clean	Oxide deposition	200nm LTO
Clean	10.4	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi Clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ( ${\approx}1.5\mu m$ ), soft bake: 110°C 1 minute
Clean	10.5	ASML Stepper (PHT-S1)	P2-00100	Clean Semi Clean	Exposure of the layer	$280mJcm^2$
Clean	10.6	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi Clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 30 minutes
Clean	10.7	NFF RIE Etcher (DRY-RIE-2)	P2-01000	Clean Semi Clean	CHF3 etch	300 seconds
Clean	10.8	E4:Resist strip (WET-E4)	P2-01000	Clean Semi Clean	Sulfuric resist strip	H2SO4+H2O2, 120°C , 10 minutes
Clean	10.9	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi Clean	Dry the wafer automatically	

# 11 N+ implant




				isk. illiipialit		
Wafer Cleanliness	Step Number	Equipment	Location	Cleanliness	Process	Requirements
Clean	11.1	B1: Sulfuric cleaning (WET-B1)	P2-01000	Clean	Default cleaning	
Clean	11.2	Spin Dryer-B (SRD-B)	P2-01000	Clean	Dry the wafer automatically	
Clean	11.3	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi Clean	HMDS, PR coating, soft bake	FH 6400L: 3krpm ( ${\approx}1.5 \mu m$ ), soft bake: 110°C 1 minute
Clean	11.4	ASML Stepper (PHT-S1)	P2-00100	Clean Semi Clean	Exposure of the layer	$340mJcm^2$
Clean	11.5	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi Clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 30 minutes
Clean	11.6	CF-3000 Implanter (IMP-3000)	P2-01000	Clean Semi Clean	Phorphorus implant	$2.5 \times 10^{12} cm^{-2}$ @ 30keV
Clean	11.7	PS210 Asher (DRY-PR-1)	P2-01000	Clean	Resist strip	
Clean	11.8	E4:Resist strip (WET-E4)	P2-01000	Clean Semi Clean	Resist strip	
Clean	11.9	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi Clean	Dry the wafer automatically	

# 12 P+ implant




Wafer Cleanliness	Step Number	Equipment	Location	Cleanliness	Process	Requirements
Clean	12.1	B1: Sulfuric cleaning (WET-B1)	P2-01000	Clean	Default cleaning	
Clean	12.2	Spin Dryer-B (SRD-B)	P2-01000	Clean	Dry the wafer automatically	
Clean	12.3	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi Clean	HMDS, PR coating, soft bake	FH 6400L: 3krpm ( ${\approx}1.5 \mu m$ ), soft bake: 110°C 1 minute
Clean	12.4	ASML Stepper (PHT-S1)	P2-00100	Clean Semi Clean	Exposure of the layer	$340mJcm^2$
Clean	12.5	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi Clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 30 minutes
Clean	12.6	CF-3000 Implanter (IMP-3000)	P2-01000	Clean Semi Clean	Boron implant	$2.5 \times 10^{12} cm^{-2}$ @ 20keV
Clean	12.7	PS210 Asher (DRY-PR-1)	P2-01000	Clean	Resist strip	
Clean	12.8	E4:Resist strip (WET-E4)	P2-01000	Clean Semi Clean	Resist strip	
Clean	12.9	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi Clean	Dry the wafer automatically	
Clean	12.10	A3:Sulfuric cleaning (WET-A3)	P2-01000	Clean	Default cleaning	
Clean	12.11	Spin Dryer-A (SRD-A)	P2-01000	Clean	Dry the wafer automatically	
Clean	12.12	Diffusion Furnace-A1, anneal/oxidation (DIF-A1)	P2-01000	Clean	Drive in	30 minutes @ 900°C , drive in + dry oxidation

#### 13 Silicification




Wafer Cleanliness	Step Number	Equipment	Location	Cleanliness	Process	Requirements
Clean	13.1	A3:Sulfuric cleaning (WET-A3)	P2-01000	Clean	Default cleaning	
Clean	13.2	Spin Dryer-A (SRD-A)	P2-01000	Clean	Dry the wafer automatically	
Clean	13.3	LPCVD-B2 Nitride/Low-Stress Nitride (CVD-B2)	P2-01000	Clean	Spacer nitride	50 nm
Clean	13.4	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi Clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ( ${\approx}1.5 \mu m$ ), soft bake: 110°C 1 minute
Clean	13.5	ASML Stepper (PHT-S1)	P2-00100	Clean Semi Clean	Exposure of the layer	$280mJcm^2$
Clean	13.6	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi Clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 30 minutes
Clean	13.7	NFF RIE Etcher (DRY-RIE-2)	P2-01000	Clean Semi Clean	Anisotropic nitride etch	120 seconds
Clean	13.8	E4:Resist strip (WET-E4)	P2-01000	Clean Semi Clean	Sulfuric resist strip	H2SO4+H2O2, 120°C , 10 minutes
Clean	13.9	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi Clean	Dry the wafer automatically	
Semi Clean	13.10	NSC3000 Sputter (SPT-NSC3000)	P2-01000	Semi Clean	Deposit Titanium	50nm
Semi Clean	13.11	AG610 RTP (DIF-R2)	P2-01000	Semi Clean	Reaction phase	30 seconds @ 800°C , Argon atmosphere
Semi Clean	13.12	E2: General purpose (WET-E2)	P2-01000	Semi Clean	Remove unreacted Titanium	RCA @ room temperature, 2 minutes
Semi Clean	13.13	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi Clean	Dry the wafer automatically	

### 14 Contact




Wafer Cleanliness	Step Number	Equipment	Location	Cleanliness	Process	Requirements
Semi Clean	14.1	D1: Dump rinse (WET-D-DR)	P2-01000	Semi Clean	Wafer cleaning	
Semi Clean	14.2	LPCVD-F4 LTO/PSG (CVD-F4)	P2-01000	Semi Clean	Pad oxide deposition	100nm
Semi Clean	14.3	310PC PECVD (CVD-P1)	P2-01000	Semi Clean	CMP end stop deposition, Silicon nitride	100nm
Semi Clean	14.4	D1: Dump rinse (WET-D-DR)	P2-01000	Semi Clean	Wafer cleaning	
Semi Clean	14.5	LPCVD-F4 LTO/PSG (CVD-F4)	P2-01000	Semi Clean	Oxide deposition	$1\mu m$
Semi Clean	14.6	Buehler Polisher #1 (CMP-4)	Rm. 2227	Semi Clean	Planarize oxide	1 minute
Semi Clean	14.7	J station with container (WET-J)	P2-01000	Semi Clean Non Standard	RCA-1	Clean after CMP
Semi Clean	14.8	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi Clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ( ${\approx}1.5\mu m$ ), soft bake: 110°C 1 minute
Semi Clean	14.9	ASML Stepper (PHT-S1)	P2-00100	Clean Semi Clean	Exposure of the layer	$280mJcm^2$
Semi Clean	14.10	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi Clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 30 minutes
Semi Clean	14.11	NFF RIE Etcher (DRY-RIE-2)	P2-01000	Clean Semi Clean	CHF3 etch	360 seconds
Semi Clean	14.12	Y1:MS2001 Resist strip (WET-Y1)	P2-00100	Semi Clean	Resist strip	10 minutes
Semi Clean	14.13	Spin Dryer-Y (SRD-Y)	P2-00100	Semi Clean	Spin dry	

### 15 Metal 1




Wafer Cleanliness	Step Number	Equipment	Location	Cleanliness	Process	Requirements
Semi Clean	15.1	NSC3000 Sputter (SPT-NSC3000)	P2-01000	Semi Clean	Nickel diffusion barrier + Deposit Aluminum + Nickel finish	Nickel (roughly 50nm) + Aluminum (roughly 100nm) + Nickel (roughly 50nm)
Semi Clean	15.2	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi Clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ( ${\approx}1.5 \mu m$ ), soft bake: 110°C 1 minute
Semi Clean	15.3	ASML Stepper (PHT-S1)	P2-00100	Clean Semi Clean	Exposure of the layer	$280mJcm^2$
Semi Clean	15.4	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi Clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 30 minutes
Semi Clean	15.5	AST Metal Etcher (DRY-Metal-1)	P2-01000	Semi Clean	Ni-682	3 minutes
Semi Clean	15.6	Y1:MS2001 Resist strip (WET-Y1)	P2-00100	Semi Clean	Resist strip	10 minutes
Semi Clean	15.7	Spin Dryer-Y (SRD-Y)	P2-00100	Semi Clean	Spin dry	
Semi Clean	15.8	D1: Dump rinse (WET-D-DR)	P2-01000	Semi Clean	Wafer cleaning	
Semi Clean	15.9	LPCVD-F4 LTO/PSG (CVD-F4)	P2-01000	Semi Clean	Pad oxide deposition	100nm
Semi Clean	15.10	310PC PECVD (CVD-P1)	P2-01000	Semi Clean	CMP end stop deposition, Silicon nitride	100nm

#### 16 Via 1




Wafer Cleanliness	Step Number	Equipment	Location	Cleanliness	Process	Requirements
Semi Clean	16.1	D1: Dump rinse (WET-D-DR)	P2-01000	Semi Clean	Wafer cleaning	
Semi Clean	16.2	LPCVD-F4 LTO/PSG (CVD-F4)	P2-01000	Semi Clean	Oxide deposition	$1\mu m$
Semi Clean	16.3	Buehler Polisher #1 (CMP-4)	Rm. 2227	Semi Clean	Planarize oxide	1 minute
Semi Clean	16.4	J station with container (WET-J)	P2-01000	Semi Clean Non Standard	RCA-1	Clean after CMP
Semi Clean	16.5	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi Clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ( ${\approx}1.5\mu m$ ), soft bake: 110°C 1 minute
Semi Clean	16.6	ASML Stepper (PHT-S1)	P2-00100	Clean Semi Clean	Exposure of the layer	$280mJcm^2$
Semi Clean	16.7	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi Clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 30 minutes
Semi Clean	16.8	NFF RIE Etcher (DRY-RIE-2)	P2-01000	Clean Semi Clean	CHF3 etch	360 seconds
Semi Clean	16.9	Y1:MS2001 Resist strip (WET-Y1)	P2-00100	Semi Clean	Resist strip	10 minutes
Semi Clean	16.10	Spin Dryer-Y (SRD-Y)	P2-00100	Semi Clean	Spin dry	

### 17 Metal 2




Wafer Cleanliness	Step Number	Equipment	Location	Cleanliness	Process	Requirements
vvarer creammess	•					•
Semi Clean	17.1	NSC3000 Sputter (SPT-NSC3000)	P2-01000	Semi Clean	Deposit Aluminum + Nickel finish	Aluminum (roughly 100nm) + Nickel (roughly 50nm)
Semi Clean	17.2	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi Clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ( ${\approx}1.5\mu m$ ), soft bake: 110°C 1 minute
Semi Clean	17.3	ASML Stepper (PHT-S1)	P2-00100	Clean Semi Clean	Exposure of the layer	$280mJcm^2$
Semi Clean	17.4	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi Clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 30 minutes
Semi Clean	17.5	AST Metal Etcher (DRY-Metal-1)	P2-01000	Semi Clean	Ni-682	2 minutes
Semi Clean	17.6	Y1:MS2001 Resist strip (WET-Y1)	P2-00100	Semi Clean	Resist strip	10 minutes
Semi Clean	17.7	Spin Dryer-Y (SRD-Y)	P2-00100	Semi Clean	Spin dry	
Semi Clean	17.8	D1: Dump rinse (WET-D-DR)	P2-01000	Semi Clean	Wafer cleaning	
Semi Clean	17.9	LPCVD-F4 LTO/PSG (CVD-F4)	P2-01000	Semi Clean	Pad oxide deposition	100nm
Semi Clean	17.10	310PC PECVD (CVD-P1)	P2-01000	Semi Clean	CMP end stop deposition, Silicon nitride	100nm

### 18 Via 2




Wafer Cleanliness	Step Number	Equipment	Location	Cleanliness	Process	Requirements
Semi Clean	18.1	D1: Dump rinse (WET-D-DR)	P2-01000	Semi Clean	Wafer cleaning	
Semi Clean	18.2	LPCVD-F4 LTO/PSG (CVD-F4)	P2-01000	Semi Clean	Oxide deposition	$1\mu m$
Semi Clean	18.3	Buehler Polisher #1 (CMP-4)	Rm. 2227	Semi Clean	Planarize oxide	1 minute
Semi Clean	18.4	J station with container (WET-J)	P2-01000	Semi Clean  Non Standard	RCA-1	Clean after CMP
Semi Clean	18.5	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi Clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ( ${\approx}1.5 \mu m$ ), soft bake: 110°C 1 minute
Semi Clean	18.6	ASML Stepper (PHT-S1)	P2-00100	Clean Semi Clean	Exposure of the layer	$280mJcm^2$
Semi Clean	18.7	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi Clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 30 minutes
Semi Clean	18.8	NFF RIE Etcher (DRY-RIE-2)	P2-01000	Clean Semi Clean	CHF3 etch	360 seconds
Semi Clean	18.9	Y1:MS2001 Resist strip (WET-Y1)	P2-00100	Semi Clean	Resist strip	10 minutes
Semi Clean	18.10	Spin Dryer-Y (SRD-Y)	P2-00100	Semi Clean	Spin dry	

### 19 Metal 3



Wafer Cleanliness	Step Number	Equipment	Location	Cleanliness	Process	Requirements
Semi Clean	19.1	NSC3000 Sputter (SPT-NSC3000)	P2-01000	Semi Clean	Deposit Aluminum + Nickel finish	Aluminum (roughly 100nm) + Nickel (roughly 50nm)
Semi Clean	19.2	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi Clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ( ${\approx}1.5\mu m$ ), soft bake: 110°C 1 minute
Semi Clean	19.3	ASML Stepper (PHT-S1)	P2-00100	Clean Semi Clean	Exposure of the layer	$280mJcm^2$
Semi Clean	19.4	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi Clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 30 minutes
Semi Clean	19.5	AST Metal Etcher (DRY-Metal-1)	P2-01000	Semi Clean	Ni-682	2 minutes
Semi Clean	19.6	Y1:MS2001 Resist strip (WET-Y1)	P2-00100	Semi Clean	Resist strip	10 minutes
Semi Clean	19.7	Spin Dryer-Y (SRD-Y)	P2-00100	Semi Clean	Spin dry	
Semi Clean	19.8	D1: Dump rinse (WET-D-DR)	P2-01000	Semi Clean	Wafer cleaning	
Semi Clean	19.9	LPCVD-F4 LTO/PSG (CVD-F4)	P2-01000	Semi Clean	Pad oxide deposition	100nm
Semi Clean	19.10	310PC PECVD (CVD-P1)	P2-01000	Semi Clean	CMP end stop deposition, Silicon nitride	100nm

# 20 Glass



Wafer Cleanliness	Step Number	Equipment	Location	Cleanliness	Process	Requirements
Semi Clean	20.1	D1: Dump rinse (WET-D-DR)	P2-01000	Semi Clean	Wafer cleaning	
Semi Clean	20.2	LPCVD-F4 LTO/PSG (CVD-F4)	P2-01000	Semi Clean	Oxide deposition	$1\mu m$
Semi Clean	20.3	Buehler Polisher #1 (CMP-4)	Rm. 2227	Semi Clean	Planarize oxide	1 minute
Semi Clean	20.4	J station with container (WET-J)	P2-01000	Semi Clean  Non Standard	RCA-1	Clean after CMP
Semi Clean	20.5	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi Clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ( ${\approx}1.5\mu m$ ), soft bake: 110°C 1 minute
Semi Clean	20.6	ASML Stepper (PHT-S1)	P2-00100	Clean Semi Clean	Exposure of the layer	$280mJcm^2$
Semi Clean	20.7	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi Clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 30 minutes
Semi Clean	20.8	NFF RIE Etcher (DRY-RIE-2)	P2-01000	Clean Semi Clean	CHF3 etch	360 seconds
Semi Clean	20.9	Y1:MS2001 Resist strip (WET-Y1)	P2-00100	Semi Clean	Resist strip	10 minutes
Semi Clean	20.10	Spin Dryer-Y (SRD-Y)	P2-00100	Semi Clean	Spin dry	

