

# **ARM Cortex-A9 + FPGA CPU Module**

**Ultra Line** 

Bora Embedded Linux Kit (BELK)

AN-BELK-001

Asymmetric Multiprocessing (AMP) on Bora – Linux + FreeRTOS <Page intentionally left blank>

# **Table of Contents**

Table of Contents	
1 Preface	
1.1 About this document	
1.2 Copyrights/Trademarks	
1.3 Standards	
1.4 Disclaimers	5
1.5 Technical Support	5
1.6 Related documents	
1.7 Conventions, Abbreviations, Acronyms	8
2 Introduction	10
2.1 Bora SOM	10
2.2 Xilinx Zynq 7000 SOC	12
2.3 Asymmetric Multiprocessing	13
2.4 BELK	
3 AMP on Bora	15
3.1 Prerequisites	15
3.2 Building the software components	15
3.2.1 Vivado project	
3.2.2 FSBL	
3.2.3 FreeRTOS applications	19
3.2.3.1Importing the FreeRTOS repository into the SDK	
3.2.3.2Building Example #1: HelloWorld application	
3.2.3.3Building Example #2: RPMsg-based application	
3.2.4 Linux Device Tree	
3.3 Running the demo applications	
3.3.1 Example #1: HelloWorld application	
3.3.2 Example #2: RPMsg-based application	
4 Advanced debugging techniques for AMP Linux+FreeRTOS configuration	31
4.1 Introduction	
4.2 Prerequisites	
4.3 TRACE32 configuration	
4.3.1 Multicore configuration	
4.3.2 Multicore synchronization	
4.4 Startup scripts	
4.4.1 PRACTICE macros for multiple TRACE32	34
4.4.2 The SYnch command	
4.5 Setting up the Linux debug configuration	
4.5.1 Kernel awareness	
4.5.2 MMU support	
4.5.3 Debugging of kernel modules	
4.5.4 Debugging of user processes, threads, shared objects	
4.6 Setting up the FreeRTOS debug configuration	

4.7 Onchip trace	43
4.8 Summary view	45
4.9 Lauterbach References	46
5 Appendixes	47
5.1 U-Boot environment	47
5.1.1 Example #1: HelloWorld application	47
5.1.2 Example #2: RPMsg-based application	48

# 1 Preface

#### 1.1 About this document

This application note describes how to run a simple application on FreeRTOS porting for Zynq, running on Zynq core #2.

# 1.2 Copyrights/Trademarks

Ethernet® is a registered trademark of XEROX Corporation.

All other products and trademarks mentioned in this manual are property of their respective owners.

All rights reserved. Specifications may change any time without notification.

#### 1.3 Standards

**DAVE Embedded Systems** is certified to ISO 9001 standards.

## 1.4 Disclaimers

**DAVE Embedded Systems** does not assume any responsibility for availability, supply and support related to all products mentioned in this document that are not strictly part of the Bora CPU module and the BoraEVB carrier board.

Bora CPU Modules are not designed for use in life support appliances, devices, or systems where malfunctioning of these products can reasonably be expected to result in personal injury. **DAVE Embedded Systems** customers who are using or selling these products for use in such applications do so at their own risk and agree to fully indemnify **DAVE Embedded Systems** for any damage resulting from such improper use or sale.

# 1.5 Technical Support

We are committed to making our products easy to use and will help customers use our CPU modules in their systems. Technical support is delivered through email for registered kits owners. Support requests can be sent to <a href="mailto:support-bora@dave.eu">support-bora@dave.eu</a>. Software upgrades are available for download in the restricted download area of **DAVE Embedded Systems** web site: <a href="http://www.dave.eu/reserved-area">http://www.dave.eu/reserved-area</a>. An account is required to access this area.

Please refer to our Web site at <a href="http://www.dave.eu/products/zynq-bora">http://www.dave.eu/products/zynq-bora</a> for the latest product documents, utilities, drivers, Product Change Notices, Board Support Packages, Application Notes, mechanical drawings and additional tools and software.

# 1.6 Related documents

Document	Location
<b>DAVE Embedded Systems</b> Developers Wiki	http://wiki.dave.eu/index.php/ Main_Page
Zynq-7000 Technical Reference Manual	http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf
Bora main page on <b>DAVE Embedded Systems</b> Developers Wiki	http://wiki.dave.eu/index.php/Category:Bora
Bora Hardware Manual	http://www.dave.eu/sites/defau lt/files/files/bora-hm.pdf
BoraEVB page on <b>DAVE Embedded Systems</b> Developers Wiki	http://wiki.dave.eu/index.php/B oraEVB
Vivado Design Suite User Guide: Embedded Processor Hardware Design	http://www.xilinx.com/support/documentation/sw_manuals/xilinx2013_2/ug898-vivado-embedded-design.pdf
Zynq-7000 All Programmable SoC: Concepts, Tools, and Techniques (CTT)	http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_6/ug873-zynq-ctt.pdf
Zynq-7000 All Programmable SoC Software Developers Guide	http://www.xilinx.com/support/documentation/user_guides/ug821-zynq-7000-swdev.pdf
BELK Quick Start Guide	Provided with BELK
Xilinx UG978 (v2013.04) April 22, 2013	http://www.xilinx.com/support/documentation/sw_manuals/petalinux2013_04/ug978-petalinux-zynq-amp.pdf

**Tab. 1**: Related documents

# 1.7 Conventions, Abbreviations, Acronyms

Abbreviation	Definition
AMP	Asymmetric multiprocessing
BELK	Bora Embedded Linux Kit
FPGA	Field Programmable Gate Array
GPI	General purpose input
GPIO	General purpose input and output
GPO	General purpose output
OS	Operating System
PL	Zynq Programmable Logic
PS	Zynq Processing System
PSU	Power supply unit
SOC	System-on-chip
SOM	System-on-module
SMP	Symmetric multiprocessing

**Tab. 2**: Abbreviations and acronyms used in this manual

# **Revision History**

Version	Date	Notes
1.0.0	November 2013	First release
1.0.1	November 2013	Added UARTO pinout information Minor fixes
1.1.0	November 2013	Added support for RPMsg example
1.5.0	December 2013	Added chapter related to Lauterbach debugger
1.5.1	January 2014	Minor fixes
1.6.0	April 2014	Minor fixes Updated for BELK 2.0.0 release

# 2 Introduction

#### 2.1 Bora SOM

BORA is the new top-class Dual Cortex-A9 + FPGA CPU module by **DAVE Embedded Systems**, based on the recent Xilinx Zynq XC7Z010/XC7Z020 application processor.

Thanks to BORA, customers are going to save time and resources by using a compact solution that




**Fig. 1**: Bora – Powered by Zynq processor

includes both the CPU

and the FPGA, avoiding complexities on the carrier PCB.

The use of this processor enables extensive system-level differentiation of new applications in many industry fields,



**Fig. 2**: Bora – Dual ARM Cortex A9 plus FPGA

where high performances and extremely compact form factor (85mm x 50mm) are key factors. Smarter system designs are made possible, following the trends in functionalities and interfaces of the new, state-of-the-art embedded products.

BORA offers great computational power,

thanks to the rich set of peripherals, the Dual Cortex-A9 and the Artix-7 FPGA together with a large set of high-speed I/Os (up to 5GHz).

BORA enables designers to create rugged products suitable for harsh mechanical and thermal environments, allowing the development of the most advanced and robust products.

Thanks to the tight integration between the ARM-based processing system and the on-chip programmable logic, designers are free to add virtually any peripheral or create custom accelerators that extend system performance and better match specific application requirements.

BORA is designed and manufactured according to **DAVE Embedded Systems** *Ultra* **Line** specifications, in order to guarantee premium quality and technical value for customers who require top performances and flexibility. BORA is suitable for high-end applications such as medical instrumentation, advanced communication systems, critical real-time operations and safety applications.

For further information on Bora, please refer to Bora Hardware Manual.

# 2.2 Xilinx Zynq 7000 SOC

The Zynq<sup>™</sup>-7000 family SOCs integrate a feature-rich dual-core ARM® Cortex<sup>™</sup>-A9 based processing system (PS) and Xilinx programmable logic (PL) in a single device. The ARM Cortex-A9 CPUs are the heart of the PS, while the PL provides a rich architecture of user-configurable capabilities. The PS and PL can be tightly or loosely coupled using multiple interfaces and other signals that have a combined total of over 3,000 connections. This enables the designer to effectively integrate user-created hardware accelerators and other functions in the PL logic that are accessible to the processors and can also access memory resources in the PS. Zynq customers are able to differentiate their product in hardware by customizing their applications using PL.

In contrast with "typical" SOCs, where developers have to deal just with one main component (the CPU), Zynq SOC adds some complexity, since both the PS part and the PL part must be managed. Therefore, some knowledge of FPGAs and how they work would be valuable. However, the design process for Zynq-based systems is PS-centric: the processors in the PS always boot first, allowing a software centric approach for PL configuration. The PL can be configured as part of the boot process or configured at some point in the future. Additionally, the PL can be completely reconfigured or used with partial, dynamic reconfiguration (PR). This latter capability is analogous to the dynamic loading and unloading of software modules. The PL configuration data is referred to as a bitstream.

# 2.3 Asymmetric Multiprocessing

Asymmetric Multi Processing (AMP) allows a multiprocessor system to run multiple Operating Systems (OS) that are independent of each other. In other words, each CPU has its own private memory space, which contains the OS and the applications that are to run on that CPU. In addition, there can be some shared memory space that is used for multiprocessor communication. This is contrasted with Symmetric Multiprocessing (SMP), in which one OS runs on multiple CPUs using a public shared memory space. Thanks to AMP, developers can use open-source Linux and FreeRTOS operating systems and the RPMsg Inter Processor Communication (IPC) framework between the Zyng's two high-performance ARM® Cortex<sup>™</sup>-A9 processors to quickly implement applications that need to deliver deterministic, real-time responsiveness for markets such as automotive, industrial and others with similar requirements. For further information, please refer to http://www.wiki.xilinx.com/Multi-OS+Support+%28AMP+ %26+Hypervisor%29

#### 2.4 **BELK**

Bora Embedded Linux Kit (BELK for short) provides all the necessary components required to set up the developing environment for:

- configuring the system (PS and PL) at hardware level
- build the first-stage bootloader (FSBL)
- building the second stage bootloader (U-Boot)
- building and running Linux operating system on Bora-based systems
- building Linux applications that will run on the target

**DAVE Embedded Systems** provides all the customization required (in particular at bootloader and Linux kernel levels) to enable customers use the standard Zynq-7000 development tools for building all the firmware/software components that

will run on the target system.

Please refer to the **BELK Quick Start Guide** for further details on BELK.

**N.B.**: this application note has been tested using BELK 2.0.0.

# 3 AMP on Bora

The following sections describe how to build the software components required to set up asymmetric multi-processing (AMP for short) configuration required to run Linux OS on first Cortex-A9 core and FreeRTOS on second Cortex-A9 core.

<u>Two different examples</u> are provided. The first one – HelloWorld – shows basic functionalities while the second – RPMsg-based application – exploits more sophisticated techniques to handle inter-processors communication and synchronization. This latter configuration is based on RPMsg mechanism as described in Xilinx document **UG978** (v2013.04, April 22, 2013).

# 3.1 Prerequisites

- Vivado® Design Suite version 2013.3 with Xilinx SDK (Webpack license is minimum requirements)
- Python 2.7.x (C:\Python27 <u>must be the installation directory on Windows</u>)
- Bora Embedded Linux Kit (Please refer to BELK Quick Start Guide for further details) version 2.0.0.
- BORA FreeRTOS repository (please refer to section 3.2.3)

# 3.2 Building the software components

# 3.2.1 Vivado project

- Start the Zynq development server and login into the system
- Assuming that a local repository has not been created, clone the remote Bora git repository (the "-b" option is used to automatically checkout the current branch):

git clone
git@git.dave.eu:dave/bora/bora.git -b bora

- Enter the git directory
- Switch to **bora** branch (<u>not required if this is</u> <u>already the current branch</u>): git checkout bora
- Set project directory variable:

```
export PROJ_DIR=$
(pwd)/../bora-build-YYYYMMDD-nobk
```

- Configure Vivado settings:
  - . /opt/Xilinx/Vivado/2013.3/settings64.sh1
- Launch Vivado with *build project* script:

vivado -mode tcl -source build\_project.tcl
-notrace -tclargs "-bitstream"<sup>2</sup>


<sup>1</sup> In a 32 bit system, Vivado settings are configured with the following command /opt/Xilinx/Vivado/2013.3/settings32.sh

<sup>2</sup> Passing the -tclargs "-bitstream" parameters allows for automatic building of the FPGA bitstream.


### 3.2.2 FSBL

Once the Vivado project build is completed, the hardware configuration can be exported starting the SDK to build the FSBL. From the SDK GUI:

 Create a new application project, as shown in the picture below:



 Configure the application settings as shown in the pictures below:





- Click finish to launch FSBL build process
- Create the binary from the FSBL ELF chosing one of the following options:
  - manually launch the command:

```
arm-xilinx-eabi-objcopy -v -O binary
$PROJ_DIR/bora.sdk/SDK/SDK_Export/bora_FSBL/D
ebug/bora_FSBL.elf
$PROJ_DIR/bora.sdk/SDK/SDK_Export/bora_FSBL/D
ebug/bora_FSBL.bin
```

■ configure the automatic binary generation on project build. In Project Explorer, right-click on "bora\_FSBL" project and select C/C++ Build Settings and add the command arm-xilinx-eabi-objcopy -v -O binary \${ProjName}.elf \${ProjName}.bin on

#### **Post-build steps**

**N.B.** When the Vivado project is modified, the binary must be re-generated with the following command:

```
python fpga-bit-to-bin.py --flip
$PROJ_DIR/bora.runs/bora_run_impl/bora_design_wrapper.
bit
$PROJ_DIR/bora.runs/bora_run_impl/bora_design_wrapper.
bin
```

# 3.2.3 FreeRTOS applications

The following sections describe the steps required to configure and build both the Helloworld and the RPMsg-based examples.


## 3.2.3.1 Importing the FreeRTOS repository into the SDK

 Assuming that a local repository has not been created, clone the remote FreeRTOS git repository:


```
git clone
git@git.dave.eu:dave/bora/freertos.git
```

- Enter the git directory
- Switch to freertos-AMP branch: git checkout freertos-AMP

In SDK gui import new repository: Xilinx Tools
 Repositories



 Click New... to add a new repository under Local or Global Repositories, and select the freeRTOS repository directory:



- Click Rescan Repositories , Apply and OK
- At the end of the procedure, applications based on freeRTOS operating system can be built

## 3.2.3.2 Building Example #1: HelloWorld application


The first example shows basic AMP functionalities. On FreeRTOS side, UARTO is used to implement a simple console. This port is routed via EMIO signals to pin-strip connector of BoraEVB. Since these signals are driven by FPGA Bank #34, these pins are 3.3V. Thus a RS232 transceiver or an USB/UART bridge should be used in order to connect the console on a PC. The signals are routed to the JP17 connector of the <u>BoraEVB</u> as reported below:

- **JP17.4** UARTO TX
- **JP17.6** UART0\_RX


Please follow the steps listed below to build a HelloWorld application that prints a message on UARTO (via EMIO) on


FreeRTOS running on Bora core #2.

• From the SDK GUI, create e new application project:



• Configure the application settings as shown in the pictures and table below:





Project name	helloworld_freeRTOS
Hardware Platform	hw_platform_0
Processor	ps7_cortexa9_1
OS Plaftorm	freertos_zynq
Language	С
Board Support Package	Create New
Туре	FreeRTOS Hello World AMP template

- Click finish to launch the application build process
- Create the binary from the application ELF chosing one of the following options:
  - manually launch the command: arm-xilinx-eabi-objcopy -v -O binary \$PROJ\_DIR/bora.sdk/SDK/SDK\_Export/hellowordl\_ freeRTOS/Debug/hellowordl\_freeRTOS.elf \$PROJ\_DIR/bora.sdk/SDK/SDK\_Export/hellowordl\_

freeRTOS/Debug/hellowordl freeRTOS.bin

configure the automatic binary generation on project build. In Project Explorer, right-click on "helloworld\_freeRTOS" project and select C/C++ Build Settings and add the command arm-xilinx-eabi-objcopy -v -O binary \$ {ProjName}.elf \${ProjName}.bin on Post-build steps

#### 3.2.3.3 Building Example #2: RPMsg-based application

The procedure needed to build this application is similar to the one used to build HelloWorld application. The only difference is that the FreeRTOS Latency AMP template must be selected.

In this case please note that:

- the standard Linux infrastructure will be used to load the firmware for the second core
- Linux will start in SMP mode, running on both cores; then CPU1 will be shutdown and freeRTOS firmware will be loaded and run

This application exploits TTC1 timer to measure IRQ latencies as described in Xilinx UG978. In addition to that, GPIO0 (pin JP21.16 on BoraEVB) will be toggled every time ISR is invoked.

Once the build process is completed, the executable file in .elf format will be generated (we suggest to name it freertos). Creating the .bin file is not required.

Project name	RPMsg_freeRTOS
Hardware Platform	hw_platform_0
Processor	ps7_cortexa9_1
OS Plaftorm	freertos_zynq
Language	С
Board Support Package	Create New
Туре	FreeRTOS Latency AMP

To run this example, Linux kernel<sup>3</sup> must be rebuilt too<sup>4</sup>. First of all copy the freertos executable file in .elf format (freertos) into the directory firmware of Linux kernel tree<sup>5</sup>. Then configure the kernel using bora\_amp\_defconfig as configuration file and enter the following command line, that changes the default load address of kernel and launches the building of both the kernel image and the modules:

```
bash# make UIMAGE_LOADADDR=0x10008000 uImage modules
[...]
   OBJCOPY arch/arm/boot/zImage
   Kernel: arch/arm/boot/zImage is ready
   UIMAGE arch/arm/boot/uImage
Image Name: Linux-3.9.0-bora-1.1.0-xilinx-00
Created: Thu Nov 21 15:55:07 2013
Image Type: ARM Linux Kernel Image (uncompressed)
Data Size: 3217192 Bytes = 3141.79 kB = 3.07 MB
Load Address: 10008000
Entry Point: 10008000
Image arch/arm/boot/uImage is ready
```

The file arch/arm/boot/uImage is the binary image of the kernel that must be used to boot the system.

The following kernel modules, resulting from the kernel build procedure, must be copied from the building directory to the root file system (usually into /lib/modules/<kernel

version>/kernel, but any other directory can be used):

```
LD [M] drivers/remoteproc/remoteproc.ko

LD [M] drivers/remoteproc/zynq_remoteproc.ko

LD [M] drivers/rpmsg/rpmsg_freertos_statistic.ko

LD [M] drivers/rpmsg/virtio_rpmsg_bus.ko

LD [M] drivers/virtio/virtio.ko

LD [M] drivers/virtio/virtio_ring.ko

LD [M] net/rpmsg/rpmsg_proto.ko
```

For further details on kernel modules, please refer to <a href="http://tldp.org/HOWTO/Module-HOWTO/">http://tldp.org/HOWTO/Module-HOWTO/</a>

#### 3.2.4 Linux Device Tree

The Flattened Device Tree (FDT) is a data structure for describing the hardware in a system (for further information, please refer to <a href="http://elinux.org/Device\_Tree">http://elinux.org/Device\_Tree</a>). Both Example #1

<sup>3</sup> The kernel branch must be bora.

<sup>4</sup> It is assumed that the development environment is already set up as described in BELK Quick Start Guide.

<sup>5</sup> The name of the binary file copied into the firmware directory must be freertos

and Example #2 requires some modifications to the standard Bora device tree (to initialize UARTO port and to properly initialize the RPMsg infrastructure, respectively). Please use the kernel branch **bora**, that already includes the aforementioned patches (for further details, please refer to the arch/arm/boot/dts/bora.dts file and commit descriptions on the Linux git repository). For detailed instructions on how to build the Linux kernel and the Device Tree, please refer to the BELK Quick Start Guide (Section 3.4.3).

# 3.3 Running the demo applications

# 3.3.1 Example #1: HelloWorld application

This section describes how to run freeRTOS HelloWorld example application on BORA using AMP (Linux + FreeRTOS). Plese follow the steps listed below:

• Place all the binary files into the host tftp directory:

Kernel <sup>6</sup>	uImage
<b>Device Tree</b>	bora.dtb
First stage bootloader	bora_FSBL.bin
FPGA bitstream	bora_design_wrapper.bin
FreeRTOS application	helloworld_freeRTOS.bin

- Start the Bora system
- From the U-Boot shell, update the FSBL with the following commands:

```
run load_fsbl
run update fsbl
```

- Reset the board to reboot with the new FSBL
- Add the following U-Boot environment variables<sup>7</sup>:

```
setenv addcons 'setenv bootargs ${bootargs} console=$
{console},115200n8 cma=16M debug maxcpus=${nr_cpus}'
setenv addmem 'setenv bootargs ${bootargs} mem=$
(kernel_mem)'
setenv kernel_mem 1008M
setenv nr_cpus 1
setenv net_nfs 'run program_fpga; run load_freertos;
run loadk nfsargs addip addcons addmem; bootm $
{loadaddr_kern} - ${loadaddr_ftd}'
setenv load_freertos 'tftp ${freertos_addr} $
{freertos file};mw.l 0xFFFFFFF0 ${freertos addr}'
```

The kernel must be built with the UIMAGE\_LOADADDR 0x8000 option. Please refer to section 3.4.3 of the Belk Quick Start Guide

<sup>7</sup> program\_fpga: Loads FPGA binary from TFTP and programs the bitstream load\_freertos: Loads freertos application binary from TFTP and writes application start address for core#2 mem=\${kernel\_memory}: sets maximum kernel memory (1008M = 1024M - 16M) maxcpus=\${nr\_cpus}: sets maximum Linux cpus to 1

```
setenv freertos_addr 0x3F000000
setenv freertos_file bora/BELK/helloworld_freeRTOS.bin
setenv fpga file BELK/bora design wrapper.bin
```

• Boot the system running the following command:

```
run net nfs
```

## 3.3.2 Example #2: RPMsg-based application

As stated before, this example shows a <u>more sophisticated</u> <u>approach</u> that allows for:

- using a standardized communication channel between the two cores
- exploiting a standardized mechanism to load the firmware of second core

The example performs IRQ latency measurements on FreeRTOS side by using a hardware timer. These measures are collected by the counterpart application running on Linux side and shown on console. Plese follow the steps listed below:

 Place all the binary files into the host tftp directory:

Kernel	uImage
Device Tree	bora.dtb
First stage bootloader	bora_FSBL.bin
FPGA bitstream	bora_design_wrapper.bin
FreeRTOS application	freertos

- Start the Bora system
- From the U-Boot shell, update the FSBL with the following commands:

```
run load_fsbl
run update_fsbl
```

- Reset the board to reboot with the new FSBL
- Add the following U-Boot environment variables<sup>89</sup>:

<sup>8</sup> program\_fpga: Loads FPGA binary from TFTP and programs the bitstream load\_freertos: Loads freertos application binary from TFTP and writes application start address for core#2

<sup>9</sup> Please note that, using the RPMsg mechanism, it's not required to set the maxcpus=\${nr\_cpus} variable

```
setenv addcons 'setenv bootargs ${bootargs} console=$
{console},115200n8 cma=16M debug'
setenv addmem 'setenv bootargs ${bootargs} mem=$
(kernel_mem)'
setenv kernel_mem 496M
setenv net_nfs 'run program_fpga; run loadk nfsargs
addip addcons addmem; bootm ${loadaddr_kern} - $
{loadaddr_ftd}'
setenv freertos_addr 0x3F000000
setenv fpga file BELK/bora design wrapper.bin
```

Boot the system running the following command:

```
run net nfs
```

When booting, the Linux kernel will print out the following message to indicate it has been relocated to address 0x10000000:

```
[    0.000000] Machine: Xilinx Zynq Platform, model:
Bora
[    0.000000] Change memory bank to 10000000-2fffffff
[    0.000000] cma: CMA: reserved 16 MiB at 2f000000
```

To start the example, please enter the following commands on Linux side to load the required modules:

```
insmod drivers/virtio/virtio.ko
insmod drivers/virtio/virtio_ring.ko
insmod drivers/rpmsg/virtio_rpmsg_bus.ko
insmod net/rpmsg/rpmsg_proto.ko
insmod drivers/remoteproc/remoteproc.ko
insmod drivers/remoteproc/zynq_remoteproc.ko
insmod drivers/rpmsg/rpmsg freertos statistic.ko
```

Linux kernel will print these messages, informing that the communication between the two cores has been established:

```
17.966158] NET: Registered protocol family 41
   18.036698] CPU1: shutdown
[ 18.045287] remoteproc0: 0.remoteproc-test is
available
[ 18.050522] remoteproc0: Note: remoteproc is still
under development and considered experimental.
[ 18.059554] remoteproc0: THE BINARY FORMAT IS NOT
YET FINALIZED, and backward compatibility isn't yet
quaranteed.
[ 18.077341] remoteproc0: powering up
0.remoteproc-test
[ 18.082668] remoteproc0: Booting fw image freertos,
size 2357682
[ 18.103607] remoteproc0: remote processor
O.remoteproc-test is now up
   18.113339] virtio rpmsg bus virtio0: rpmsg host is
```

```
online
[ 18.118795] remoteproc0: registered virtio0 (type 7)
[ 18.124417] virtio_rpmsg_bus virtio0: creating channel rpmsg-timer-statistic addr 0x50
[ 18.151586] rpmsg_freertos_statistic rpmsg0: new channel: 0x400 -> 0x50!
```

Then run the latencystat application as shown below. The typical output will look like this:

```
root@bora:~# ./latencystat -b
Linux FreeRTOS AMP Demo.
  0: Command 0 ACKed
  1: Command 1 ACKed
Waiting for samples...
  2: Command 2 ACKed
  3: Command 3 ACKed
  4: Command 4 ACKed
Histogram Bucket Values:
      Bucket 323 ns (36 ticks) had 38 frequency
       Bucket 341 ns (38 ticks) had 299 frequency
      Bucket 512 ns (57 ticks) had 1 frequency
     Bucket 746 ns (83 ticks) had 1 frequency
  ._____
Histogram Data:
      min: 323 ns (36 ticks)
      avg: 332 ns (37 ticks)
      max: 746 ns (83 ticks)
      out of range: 0
      total samples: 339
```

This application is extremely useful for evaluating how CPU load on first core affects IRQ latency. In case latency does not satisfy real-time requirements, it may be necessary to adjust arbitration priorities of processor's interconnect subsystem. For further details, please refer to chapter "Interconnect" of Zyng Reference Manual.

**N.B.** prior to launching the latencystat application, <u>make</u> sure that the governor is set to "performance" with the following command:

```
echo performance >
/sys/devices/system/cpu/cpu0/cpufreq/scaling governor
```

# 4 Advanced debugging techniques for AMP Linux+FreeRTOS configuration

#### 4.1 Introduction

When working with complex real-time configurations such as AMP Linux+FreeRTOS, debugging requirements increase dramatically. This chapter – written in collaboration with Lauterbach SRL (<a href="www.lauterbach.it">www.lauterbach.it</a>) – shows how these issues can be tackled with Lauterbach TRACE32 ® debugger<sup>10</sup>.

The following picture shows the BoraEVB connected to Lauterbach PowerDebug Interface/USB3 via J18 connector. By default, the board is configured to chain Xilinx PL TAP and ARM DAP (please refer to chapter "JTAG and DAP Subsystem"



Interface/USB3

<sup>10</sup> The techniques described in this chapter apply to the "Example #1: HelloWorld" FreeRTOS application (please refer to section 3.2.3.2).

of Zynq Reference Manual for more details).

The following sections describe in detail how to configure TRACE32 ® debugger to support debug of Linux running on the first Zynq core, and FreeRTOS, running on the second Zynq core.

# 4.2 Prerequisites

- LA-3500 Power Debug USB3 or LA-7705 Power Debug Ethernet or LA-7699 PowerDebug II
- LA-7843 JTAG Debugger for Cortex-A/-R
- LA-7960X License for Multicore Debugging
- TRACE32 PowerView for ARM (Release: Feb 2013, Software Version: R.2013.02.000045901)
- Optional: LA-7970X Trace License for ARM (Debug Cable)

For a general introduction to debug features provided by TRACE32 tools, please refer to:

- "Debugger Basics Training" manual (training\_debugger.pdf)
- "Training HLL Debugging" manual (training hll.pdf)

# 4.3 TRACE32 configuration

In AMP configuration, each core runs a unique code, already fixed at compile time. The CPU interoperates with other processing units, exchanging data through dedicated channels (for example, shared memory buffers or peripheral units). Lauterbach supports these architectures with different TRACE32 instances, each one connected to a single core, in "core view" configuration where debug focus is on single processor.

However, as the cores do not work independently but perform the application task together and in parallel, it is possible to start and stop all the cores simultaneously. This is the only way to test the interaction between the cores and to monitor and control the entire application. Moreover, as each core run a separate part of the application, the majority of the symbol and debug information is assigned exclusively to the corresponding core.

In the following paragraphs, the basic TRACE32 multicore configuration for a single device will be introduced. For more details, please refer to "ICD Debugger User's Guide" (debugger user.pdf).

# 4.3.1 Multicore configuration

For the configuration of TRACE32 application, reference scripts are provided from Lauterbach. The first GUI must be started manually and must register itself to share a common JTAG handler with other TRACE32 applications. This is done setting the option CORE= in the configuration file (default file name: config.t32).

```
PBI= ; within config file of first core
USB
CORE=1

or:

PBI= ; within config file of first core
NET
NODE=<IP_address>
PACKLEN=1024
CORE=1
```

Nevertheless, the setting to define which core is addressed, actually is done later on.

## 4.3.2 Multicore synchronization

To use the start/stop synchronization between different core debuggers, the INTERCOM port settings are necessary. This is done assigning predefined port numbers in the configuration file to each TRACE32 application (option PORT=).

```
IC=NETASSIST ; within config file of first core
PORT=20001
```

IC=NETASSIST ; within config file of
second core
PORT=20002

# 4.4 Startup scripts

In order to use a generic configuration file for each TRACE32 instance, there is the possibility to use just one generic template file for all cores. The particular settings are passed as parameter. This is shown in the reference script:

```
amp_start_core0.bat
```

which refers to the configuration file:

```
amp_config.t32
```

The batch file starts automatically this startup script:

```
amp_demo.cmm
```

After booting the first TRACE32 GUI, the second GUI will be started automatically by the startup script. See the reference script:

```
amp_demo_start_core1.cmm
```

For more details about PRACTICE batch language, please refer to:

- "Training PRACTICE" manual (training practice.pdf)
- "PRACTICE Script Language User's Guide" (practice\_user.pdf)
- "PRACTICE Script Language Reference Guide" (practice ref.pdf)

# 4.4.1 PRACTICE macros for multiple TRACE32

The startup script, started automatically at the first TRACE32 application, is fully able to configure the whole debug system, providing PRACTICE commands both to the current instance of TRACE32 application, and to the second instance. It's also possible to deliver the same PRACTICE command to both instances with a single command line. The command redirection is possible using the INTERCOM feature. Typically

some PRACTICE macros can be defined for this purpose.

```
&core0="" ;only to improve readability &core1="intercom localhost:&intercomport_core1" &both="GOSUB intercom both "
```

#### where:

```
intercom_both:
  LOCAL &param
  ENTRY %Line &param
  &core0 &param
  &core1 &param
RETURN
```

In this way, all CPU-specific configuration commands can be performed in the same way for each TRACE32 application, or distinguishing between different configurations. For example:

```
&both SYStem.RESet

Or:


&core0 SYStem.CPU ZYNQ-7000CORE0

&core1 SYStem.CPU ZYNQ-7000CORE1
```

#### 4.4.2 The SYnch command

The synchronization between different TRACE32 applications is done by SYnch command group, which allows the following purposes:

- to establish a start/stop synchronization between the cores controlled by different TRACE32 instances;
- to allow concurrent assembler single steps between the cores controlled by different TRACE32 instances;
- to allow synchronous system mode changes between the cores controlled by different TRACE32 instances.



The SYnch settings are reported below:

#### Connect

Establish a connection to the debugger attached to the defined communication port(s). Several debuggers ports can be specified, separated by space.

#### MasterGo ON

If the program execution is started, the program execution for all other processors which have SlaveGo ON is also started.

#### MasterBrk ON

If the program execution is stopped, the program execution for all other debuggers which have SlaveBrk ON is also stopped.

#### **MasterStep ON**

If an asm single step is executed, all processors which have SlaveStep ON will also asm single step.

## MasterSystemMode ON

Invite other TRACE32 instances to perform system mode changes synchronously. System mode changes are typically performed by the commands SYStem.Mode <mode>

#### SlaveGo ON

The program execution is started, if a processor with MasterGo ON starts its program execution.

#### SlaveBrk ON

The program execution is stopped, if a processor with MasterBrk ON stops its program execution.

#### SlaveStep ON

A asm single step is performed, if a processor with MasterStep On performs an asm single step.


#### SlaveSystemMode ON

Synchronize with system mode changes in connected TRACE32 instances.


A summary of SYnch configuration is provided with command TargetSystem, which also allows to easily and rapidly modify the SYnch mode options.

Moreover the TargetSystem command provides a general overview of the whole multicore configuration and of the current state.

TargetSystem DEFault Title SYnch.All
InterComPort /Global



There is a time delay between reaction of different cores. The



reaction time of the slave core depends on the technical realisation of the synchronization. If no specific configuration is performed, the synchronization is done by software (eg: the master debugger informs the slave debugger via socket communication on the host about specified events). On the other side, if the on-chip Cross Trigger Interface is configured, the synchronization takes place directly on the processor. This is a faster solution and the time delay between reaction of different cores becomes around 0-10ns.

The CTI interface for chip Zynq is configured with the following commands. If CTI is configured, TRACE32 will use the faster solution for the synchronization.

```
&core0 SYStem.CONFIG.CTI.Base 0x80098000 &core0 SYStem.CONFIG.CTI.Config CORTEXV1
```

```
&core1 SYStem.CONFIG.CTI.Base 0x80099000 &core1 SYStem.CONFIG.CTI.Config CORTEXV1
```

# 4.5 Setting up the Linux debug configuration

The symbolic information is useful for HLL debugging, or setting breakpoints, stepping through the code, viewing variables, and many other aspects of debugging. The compiler must be configured in order to generate debug symbols. The vmlinux file for the running kernel must be available, in order to load the kernel debug symbols.

No instrumentation is needed in the kernel source code for debugging with Lauterbach, but it's important that the vmlinux file is generated from the same kernel build as the zImage or uImage running on the system.

The Data.LOAD command is used to load the kernel symbols, and the symbol.SourcePATH command can be used, if necessary, to define additional search directories for the source files. The Data.LOAD command for vmlinux is applied to &core0, so that symbol information is not shared with the other TRACE32 application.

Specific options must be configured to avoid automatic Break of TRACE32 debugger, in case any of the following events happens due to normal Linux operations.

```
TrOnchip.Set UNDEF OFF ; may be used by
Linux for FPU detection

TrOnchip.Set DABORT OFF ; used by Linux for
page miss!


TrOnchip.Set PABORT OFF ; used by Linux for
page miss!
```

In the following paragraphs, the basic TRACE32 Linux configuration will be introduced. For more details, please refer to:

- "Training Linux Debugging" manual (training rtos linux.pdf)
- "RTOS Debugger for Linux Stop Mode" manual (rtos linux stop.pdf).

### 4.5.1 Kernel awareness

TRACE32 kernel awareness technology makes debugger aware



of the OS running in the target system. Debug is significantly

simplified, as the user can immediately access all the components of the OS and the application. The Executable and Linkable Format (ELF) binaries, created at kernel build time, are used also by Linux awareness.

The Linux kernel awareness is configured with the commands:

```
; loads Linux awareness
&core0 TASK.CONFIG
~~/demo/arm/kernel/linux/linux-3.x/linux3.t32
; loads Linux menu
&core0 MENU.ReProgram
~~/demo/arm/kernel/linux/linux-3.x/linux.men
```

The Linux kernel awareness is loaded into the first TRACE32 application, and will not affect the second one.

The Linux menu file (linux.men) includes many useful menu items developed for the TRACE32 GUI to ease Linux debugging.

# 4.5.2 MMU support

In Linux embedded, the Lauterbach debuggers provide a very tight integration with the RTOS. The kernel awareness supports Linux MMU format and is able to handle virtual memory addressing.

```
MMU.FORMAT LINUX swapper_pg_dir
0xc0000000--0xc1ffffff 0x00000000

TRANSlation.Create 0xc0000000--0xc1ffffff
0x00000000

TRANSlation.COMMON 0xbf000000--0xffffffff

TRANSlation.TableWalk ON


TRANSlation.ON
```

where the virtual address range is the virtual-to-physical kernel address mapping, according with results of command MMU.List KernelPageTable, executed when the kernel is up and running.

In the command TRANSlation.COMMON, the virtual address range has been extended below the kernel start address, because kernel objects are loaded in this memory range.

### 4.5.3 Debugging of kernel modules

The Linux kernel can be compiled to allow linking of additional modules at runtime (kernel objects). The Lauterbach debuggers also support kernel modules debugging, starting from the initialization function.



### 4.5.4 Debugging of user processes, threads, shared objects

User process debugging is also available, starting from the very beginning of the process. If the process loads shared objects, they are loaded in the process address space when the related instructions are executed for the first time (demand paging).

The Lauterbach debuggers also support debug of threads for multithreaded processes. In this case, the same address space is shared between different threads and the symbolic information can be loaded only once per process.


In general, the same techniques used for debugging kernel code, such as setting breakpoints, stepping through code, watching variables, and viewing memory contents, can be performed in the same way for processes and tasks.


Virtual address spaces are distinguished in TRACE32 using the concept of spaceID, which is enabled with the option:

```
SYStem.Option MMUspaces ON
```

May, 2014

The memory addressing is extended using the lower 16 bit of





# 4.6 Setting up the FreeRTOS debug configuration

A similar kernel awareness concept as Linux, is provided by Lauterbach for many other RTOS. Among the others, also FreeRTOS is supported with the following awareness configuration.


```
; load FreeRTOS awareness
&core1 TASK.CONFIG
~~/demo/arm/kernel/freertos/freertos.t32
```

```
; load FreeRTOS menu
&corel MENU.ReProgram
~~/demo/arm/kernel/freertos/freertos.men
```

The FreeRTOS kernel awareness is loaded into the second TRACE32 application, and will not affect the first one.

As of symbol information it's enough to load the proper symbol file, redirecting the Data.LOAD command to &core1. In this way, the second TRACE32 application will have visibility of FreeRTOS HLL debug info.

The FreeRTOS menu file (freertos.men) includes useful menu



items developed for the TRACE32 GUI to ease FreeRTOS debugging.

For more details, please refer to "RTOS debugger for FreeRTOS" manual (rtos freertos.pdf).

## 4.7 Onchip trace

The Zynq chip implements the ETB (Embedded Trace Buffer), a CoreSight hardware component providing on-chip trace functionality. The ETB stores program-flow trace information on-chip at high rates and at 32-bit data width. The data can be read out via JTAG, when the trace recording has ended.


This trace method is enabled in TRACE32 with the following commands, respectively performed on each GUIs of AMP configuration:


```
Trace.METHOD Onchip ; select the ETB as source ; for the trace information
```

The TRACE32 menu item "Trace? Configuration" allows a full control of configuration, initialization and listing of trace information.

The trace, recorded for each core by each AMP TRACE32 GUI, can be synchronized using the XTRACK feature of TRACE32. In this way, an easy comparison is possible of program flow of each core at the same time.

The XTRACK feature is enabled with the following commands:





# 4.8 Summary view

In the pictures below, all the concepts previously discussed are shown as a summary global view of TRACE32 debugger, respectively for Zynq core 0 running a Linux kernel, and Zynq core 1 running a FreeRTOS based application.




Fig. 4: Linux at Zynq core 0




Fig. 5: FreeRTOS at Zynq core 1

### 4.9 Lauterbach References

This chapter has been written by Lauterbach italian branch office.

Contact information:

Lauterbach SRL

Via Enzo Ferrieri 12

20153 Milan (Italy)

Tel. +39 02 45490282

Email info it@lauterbach.it

Web www.lauterbach.it

# 5 Appendixes

#### 5.1 U-Boot environment

The following is the U-Boot environment that can be printed using the print command (please note these are examples and that the actual variables may differ for different U-Boot settings), for both the FreeRTOS applications described in this application note.

### 5.1.1 Example #1: HelloWorld application

```
addcons=setenv bootargs ${bootargs} console=${console},115200n8 cma=16M debug maxcpus=$
addip=setenv bootargs ${bootargs} ip=${ipaddr}:${serverip}:${gateway}:${netmask}:$
{hostname}:${ethdev}
addmem=setenv bootargs ${bootargs} mem=1008M
baudrate=115200
bootdelay=3
bootfile=bora/uImage
console=ttyPS0
dt_base=0x005C0000
ethact=Gem.e000b000
ethaddr=00:0a:35:00:01:22
ethdev=eth0
fdt_high=0x1F000000
fileaddr=0
filesize=2f0ed0
fpga_base=0x00180000
fpga_file=belk/free_rtos/bora_design_wrapper.bin
freertos_addr=0x3F000000
freertos_file=bora/belk/free_rtos/helloworld_freertos.bin
fsbl base=0x40000
ftd_file=bora/bora.dtb
gateway=192.168.0.254
header_base=0
hostname=bora
ipaddr=192.168.0.209
jtagboot=echo TFTPing Linux to RAM...;tftp 0x8000 zImage;tftp 0x1000000 devicetree.dtb;tftp
0x800000 ramdisk8M.image.gz;go 0x8000
kernel_size=0x140000
load=tftp ${loadaddr} bora/u-boot.bin
load_dt=tftp ${loadaddr} bora/bora.dtb
load_fpga=tftp ${loadaddr} bora/${fpga_file}
load_freertos=tftp ${freertos_addr} ${freertos_file};mw.l 0xFFFFFFF0 ${freertos_addr}
load_fsbl=tftp ${loadaddr} bora/belk/free_rtos/bora_FSBL.bin
load_h=tftp ${loadaddr} bora/boot_header-1.1.0
loadaddr=0x08000000
loadaddr_ftd=0x01000000
loadaddr_kern=0x0
loadk=tftp ${loadaddr_kern} ${bootfile};tftp ${loadaddr_ftd} ${ftd_file}
modeboot=qspiboot
net_nfs=run program_fpga; run load_freertos; run loadk nfsargs addip addcons addmem; bootm $
{loadaddr_kern} - ${loadaddr_ftd}
netmask=255.255.255.0
nfsargs=setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath}
nr_cpus=1
program_fpga=run load_fpga;fpga load 0 ${loadaddr} 0x${filesize}
qspiboot=sf probe 0 0 0;sf read 0x8000 0x100000 0x2c0000;sf read 0x1000000 0x3c0000
0x40000;sf read 0x800000 0x400000 0x800000;go 0x8000
```

```
ramdisk_size=0x200000
rootpath=/home/shared/devel/dave/bora-DBRx/sw/linux/rfs/BELK/ubuntu_12.04
sdboot=echo Copying Linux from SD to RAM...;mmcinfo;fatload mmc 0 0x8000 zImage;fatload mmc
0 0x1000000 devicetree.dtb;fatload mmc 0 0x800000 ramdisk8M.image.gz;go 0x8000
serverip=192.168.0.23
stderr=serial
stdin=serial
stdout=serial
u-boot_base=0x80000
update=sf probe 0 0 0;sf erase ${u-boot_base} 0x80000;sf write ${loadaddr} ${u-boot_base}
update_dt=sf probe 0 0 0;sf erase ${dt_base} 0x40000;sf write ${loadaddr} ${dt_base} 0x40000
update_fpga=sf probe 0 0 0;sf erase ${fpga_base} 0x440000;sf write ${loadaddr} ${fpga_base}
update_fsbl=sf probe 0 0 0;sf erase ${fsbl_base} 0x40000;sf write ${loadaddr} ${fsbl_base}
0x40000
update_fsbl_nand=run load_fsbl; nand erase 0x40000 0x40000; nand write ${loadaddr} 0x40000
0x40000
update_h=sf probe 0 0 0;sf erase ${header_base} 0x40000;sf write ${loadaddr} ${header_base}
0x40000
```

### 5.1.2 Example #2: RPMsg-based application

```
addcons=setenv bootargs ${bootargs} console=${console},115200n8 cma=16M debug addip=setenv bootargs ${bootargs} ip=${ipaddr}:${serverip}:${gateway}:${netmask}:$
{hostname}:${ethdev}
addmem=setenv bootargs ${bootargs} mem=496M
baudrate=115200
bootdelay=3
bootfile=bora/uImage
console=ttyPS0
dt_base=0x005C0000
ethact=Gem.e000b000
ethaddr=00:0a:35:00:01:22
ethdev=eth0
fdt high=0x1F000000
fileaddr=0
filesize=2f0ed0
fpga_base=0x00180000
fpga_file=belk/free_rtos/bora_design_wrapper.bin
freertos_addr=0x3F000000
freertos_file=bora/belk/free_rtos/helloworld_freertos.bin
fsbl_base=0x40000
ftd_file=bora/bora.dtb
gateway=192.168.0.254
header_base=0
hostname=bora
ipaddr=192.168.0.209
jtagboot=echo TFTPing Linux to RAM...;tftp 0x8000 zImage;tftp 0x1000000 devicetree.dtb;tftp
0x800000 ramdisk8M.image.gz;go 0x8000
kernel size=0x140000
load=tftp ${loadaddr} bora/u-boot.bin
load_dt=tftp ${loadaddr} bora/bora.dtb
load_fpga=tftp ${loadaddr} bora/${fpga_file}
load_freertos=tftp ${freertos_addr} ${freertos_file};mw.l 0xFFFFFFF0 ${freertos_addr}
load_fsbl=tftp ${loadaddr} bora/belk/free_rtos/bora_FSBL.bin
load_h=tftp ${loadaddr} bora/boot_header-1.1.0
loadaddr=0x08000000
loadaddr_ftd=0x01000000
loadaddr_kern=0x0
loadk=tftp ${loadaddr_kern} ${bootfile};tftp ${loadaddr_ftd} ${ftd_file}
modeboot=qspiboot
net_nfs=run program_fpga; run loadk nfsargs addip addcons addmem; bootm ${loadaddr_kern} - $
{loadaddr_ftd}
netmask=255.255.255.0
nfsargs=setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath}
nr_cpus=1
program_fpga=run load_fpga;fpga load 0 ${loadaddr} 0x${filesize}
qspiboot=sf probe 0 0 0;sf read 0x8000 0x100000 0x2c0000;sf read 0x1000000 0x3c0000
0x40000;sf read 0x800000 0x400000 0x800000;go 0x8000
ramdisk_size=0x200000
```

rootpath=/home/shared/devel/dave/bora-DBRx/sw/linux/rfs/BELK/ubuntu\_12.04 sdboot=echo Copying Linux from SD to RAM...;mmcinfo;fatload mmc 0 0x8000 zImage;fatload mmc 0 0x1000000 devicetree.dtb;fatload mmc 0 0x800000 ramdisk8M.image.gz;go 0x8000 serverip=192.168.0.23 stderr=serial stdin=serial stdout=serial u-boot\_base=0x80000 update=sf probe 0 0 0;sf erase \${u-boot\_base} 0x80000;sf write \${loadaddr} \${u-boot\_base} 0x80000 update\_dt=sf probe 0 0 0;sf erase \${dt\_base} 0x40000;sf write \${loadaddr} \${dt\_base} 0x40000 update\_fpga=sf probe 0 0 0;sf erase \${fpga\_base} 0x440000;sf write \${loadaddr} \${fpga\_base} update\_fsbl=sf probe 0 0 0;sf erase \${fsbl\_base} 0x40000;sf write \${loadaddr} \${fsbl\_base} 0x40000 update\_fsbl\_nand=run load\_fsbl; nand erase 0x40000 0x40000; nand write \${loadaddr} 0x40000 0x40000 update\_h=sf probe 0 0 0;sf erase \${header\_base} 0x40000;sf write \${loadaddr} \${header\_base} 0x40000