차세대 반도체 디지털 혁신공유대학 사업단

POLARIS

Install Vivado


2022.02.17




- Vivado is a tool we can use for writing, simulating and implementing Verilog HDL projects.
- This tutorial will explain how to install vivado, create a simple project and simulate it(windows)

Download Vivado


- Visit Xilinx website to download vivado
 - https://www.xilinx.com/support/download.html
- Here, select a version and download
- This tutorial will explain using 2021.1 version
- You have to create a Xilinx account to install Vivado




After downloading, run the downloaded file




- Enter your Xilinx account
- Select download and install now
- Click next




Select Vivado, click next




 Select Vivado ML Standard, click next




Click next




• Select I agree, and click next




- Select installation directory, and click next
- After this, it will take quite long to finish installing




- Run Vivado
- Click Create Project




Click next




- Select project name and location
- Click next




Click next




- This is board selection
- For now, we will only simulate the design.
- Click next




Click finish




Click add sources




Select Add or create design sources



- Select Add Files
- Add the given files
 - ex_adder.v
 - ex_adder_tb.v
- The example code is a simple 4-bit adder



- After adding the source files
- Click run simulation -> run behavioral simulation



Check the simulation result

