## Architecture level design Vector Each m

Vector processor(VP)
Each module is scalar processor(SP)




Figure 3-5 MSA Vector Register Word Elements

127	\	N	96	<b>Z</b> 95 64				<b>y</b> 32				31	<b>X</b>		
	[3]			[2]			[1]				[0]				
MSB			LSB	MSB			LSB	MSB			LSB	MSB			LSB

Vector register files

vreg\_file\_x

32 x 32

vreg\_file\_y

32 x 32


32 x 4

vreg\_file\_z

32 x 32


vreg\_file\_w 32 x 32 Shared data memory

→ load, store 128bit vector





## Behavior of 4 lanes for ADDV(C = A + B) per 1 clock cycle



## **Possibility**

## About bank & vector register file

