CHAPTER 1

ABC	AOB	ABB C
00000-0-0-	0000	00-00-

$$\frac{1-3}{(a)}$$
 A+AB = A(1+B) = A

(b)
$$AB + AB' = A (B + B') = A$$

(C)
$$A'BC + AC = C(A'B+A) = C(A'+A)(B+A) = (A+B)C$$

$$(4) A'B + ABC' + ABC = A'B + AB(C'+C) = A'B + AB = B(A'+A) = B$$

(a)
$$AB + A(CD+CD') = AB+AC(D+D') = A(B+C)$$

$$(b)(Bc' + A'D)(AB' + CD') = = ABB'C' + A'AB'D + BCC'D' + A'CD'D = 0$$

$$\frac{1-5}{(a)} (A+B)'(A'+B')' = (A'B')(AB) = 0$$

$$(b) A+A'B+A'B' = A+A'(B+B') = A+A' = 1$$

$$\frac{1-6}{(a)} F' = (x+y')(x'+y'+3) = x'y'+xy'+y'+x3+y'3$$

$$= y'(1+x'+x+3)+x3 = y'+x3$$

$$(b) F \cdot F' = (x'y+y3')(y'+y3) = 0+0+0+0=0$$

$$(c) F \cdot F' = (x'y+xy3'+3'+x3(3+y'))$$

$$= x'y+xy(3'+3)+y'(1+x3) = x'y+xy+y'$$

$$= y(x'+x)+y' = y+y' = 1$$

$$\frac{1-7}{(a)} \times \frac{73}{(a)} F$$

$$0 0 1 0 0$$

$$0 1 1 0 0$$

$$0 1 1 0 0$$

$$0 1 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 1 0 0$$

$$1 0 0 0$$

$$1 0 0 0$$

$$1 0 0 0$$

$$1 0 0 0$$

$$1 0 0 0$$

$$1 0 0 0$$


$$1 0 0$$

$$= y'3 + x3$$

$$y \longrightarrow y$$

$$x$$

$$3$$



1-14

S=
$$x'y'3 + x'y'3' + xy'3' + xy'3$$
 $= x'(y'3 + y'3') + x(y'3' + y'3) = \sum_{e \in Fig} 1-2$
 $= x'(y \oplus 3) + x(y \oplus 3)'$

See Fig 1-2

 $= x'(y \oplus 3) + x(y \oplus 3)'$
 $= x \oplus y \oplus 3$

1-15

 $x \oplus y \oplus 3$

1-16

 $x \oplus y \oplus 3$
 $x \oplus y \oplus 3$

1-16

 $x \oplus y \oplus 3$
 $x \oplus y \oplus 3$

1-16

 $x \oplus y \oplus 3$
 $x \oplus y \oplus 3$

1-16

 $x \oplus y \oplus 3$
 $x \oplus y \oplus 3$

1-16


 $x \oplus y \oplus 3$
 $x \oplus 3$
 x

When D=0; J=0, K=1, Q→0

When D=1; J=1, K=0, $Q\rightarrow 1$

1-18 See text; Section 1-6 for derivation.

 $\frac{1-19}{D_{A}} D_{A} = x'y + xA; D_{B} = x'B + xA; 3 = B$




(P) Next state Present Inputs outest state AB 00 00 00 0 0 00 10 10 20

$$J_{A} = K_{A} = X$$

$$J_{B} = K_{B} = L'y$$

$$J_{CLOCK}$$

1-21 Count up-down binary counter with enable E




CHAPTER 2


2-1 TTLIC (a) Inverters - 2 pins each 12/2 = 6 gates 7404 (b) 2-input XOR-3 pins each 7486 12/3 = 4 gates (C) 3-input OR - 4 pins each 12/4 = 39 ates (d) 4-input AND - 5 piùs each 12/5 292tes 7421 (e) 5- input NOR - 6 pins each 12/6 = 29ates 74260 7430 (f) 8-input NAND-9pins 1 92te 74107 (9) JK flip-flop - 6 pins each 12/6 = 2 FFs


2-2

- (a) 74155 Similar to two decoders as in Fig 2-2.
 - (b) 74157 Similar to multiplexers of Fig. 2-5,
 - (C) 74194 Similar to register of Fig. 2-9.
- (d) 74163 Similar to counter of Fig. 2-11.

2-3







2-9

Parallel load Clock Register

Clock pulses

Fig. 2-6

Ai

Fig. 2-6

Ai

Fig. 2-6

Ai


Ai


Fig. 2-6

Fig

When the Parallel load input=1, the clock pulses go through the AND gate and the data inputs are loaded into the register. When the Parallel load input=0, the output of the AND gate remains at O.

The buffer gate does not perform logic. It is used for signal amplification of the clock input.






2-12


2-13 serial transfer: One bit at a time by shifting. Parallel transfer: All bits at the same time.

Input serial data by shifting-outout data in parallel.

Input data with parallel load - Output data by shifting.



2-18 After the count reaches N-1=1001 Load. the register loads 0000 from inputs. Clear clock 2-19 Address Data lines (a)2K+16=2"x16 lines 16 (b) 64K ×8 = 216 × 16 8 16 (C) $16M \times 32 = 2^{24} \times 32$ 24 32 (d) 4G × 64 = 232,64 64 32 2-20 (2) 2K * 2 = 4K = 4096 bytes (b) 64K , 1=64K= 216 bytes (C) 224, 4 = 226 bytes (4) 2^{32} , $8 = 2^{35}$ bytes $\frac{4096 \times 16}{13.8 \times 8} = \frac{2^{12} \times 2^{4}}{27 \times 2^{3}} = 2^{6} = 64 \text{ chips}$ 2-21 5 inputs common to all chips 1 decoder 2



12

24 Pins

$$\frac{3-1}{(101110)_2} = 32 + 8 + 4 + 2 = 46$$

$$(1110101)_2 = 64 + 32 + 16 + 4 + 1 = 117$$

$$(11010100)_2 = 256 + 128 + 32 + 16 + 4 = 436$$

$$\frac{3-2}{3-2}$$

$$(12121)_3 = 3^4 + 2 \times 3^3 + 3^2 + 2 \times 3 + 1 = 81 + 54 + 9 + 6 + 1 = 151$$

$$(4310)_5 = 4 \times 5^3 + 3 \times 5^2 + 5 = 500 + 75 + 5 = 580$$

$$(50)_7 = 5 \times 7 = 35$$

$$(1331)_{10} = 1024 + 128 + 64 + 15 = 2^{10} + 2^7 + 2^4 + 3^4 + 2^4 + 1 = (10011001111)_2$$

$$(673)_{10} = 512 + 128 + 32 + 1 = 2^4 + 2^7 + 2^4 + 3^4 + 2^4 + 1 = (10011001111)_2$$

$$(1998)_{10} = 1024 + 512 + 256 + 128 + 64 + 8 + 4 + 2$$

$$= 2^{10} + 2^4 + 2^8 + 2^7 + 2^4 + 2^3 + 2^4 +$$

Also $(31)_r = 3 \times 13 + 1 = (40)_{10}$

3-7 (215)₁₀ = 128+64+16+7 = (11010111)₂ (a) 0000 110 10111 Binary (b) 000 011 010 111 Binary cocled octal 0 3 2 7 Binary coded hexadecimal (C) 0000 1101 DIII (d) opio opoi oioi Binary coded decimal 3-8 (295)₁₀ = 256+32+7 = (100100111)₂ (à) 0000 0000 0000 0001 0010 0111 (b) 0000 0000 0000 0010 1001 0101 (c) 10110010 00111001 00110101 3-10 JOHN DOE 3-11 87650123; 99019899; 09990048; 999999. <u>3-12</u> 876100; 909343; 900000; 000000 3-14 (a) 5250 (b) 1753 (c) 020 (d) 1200 +9750+8679 +1360 +900 1)3929 0)3113 0)920 +900 . 1) 0950 110's complement -6887 -080 3-15 (d)(a) (b) (C) 000100 1010100 11010 11010 T10000 10011 010000 0101100 1)01010 1)01101 0000000 100000000 -101100 (26-16=10) (26-13=13)(84-84=0)(4-48=-44)

3-16 +42 = 0101010 +13=0001101 -13=1110011 -42=1010110 (+42)0101010 (-42) 1010110 (-13) 1110011 (+13) 0001101 (+29)0011101 (-29) 1100011 3-17 01 - last two carries -10 +70 01000110 -70 10111010 +80 01010000 -80 10110000 -150 01101010 +150 10010110 greater Inegative less than positive than +127 3-18 (a) (-638) 9362 (+785) +0785 (b)(-638)9362 $\frac{(-185)}{(-823)} \quad \frac{+9815}{9177}$ (+147) 01473-19 Mantissa Exponent 26 bits IST 8 bits 36 bits Largest: +0,1111...,1 + //////// $+11111111 -26 +255 +255 (1-2) \times 2$ 1-2-26 Smallest: +0.1000 0 -1111111 -255 2-256 (normalized) >-1 3-20 $46.5 = 32 + 8 + 4 + 2 + 0.5 = (101110.1)_{2}$ Sign 0 101110100000000 00000110

8-bit exponent (+6)

24-bit mantissa

(a)(b)Gray code Exess-3 Gray Decimal 2.3 3-22 8620 (a) BCD 0110 0010 (b) X5-3 0011. 1100 0010 (c) 2421

(d) Binary 10000110101100 (8192+256+128+32+8+4)

3-23 BCD with Decimal BCD with even parity odd parity 1 2 3 0000-1

$$\frac{3-24}{3984} = 2011 \quad 1111 \quad 1110 \quad 0100$$

$$1100 \quad 0000 \quad 0001 \quad 1011 = 6015$$

$$y = y \oplus 3$$

ASCD

AB=00 or 11 0001,0010,1110


 $CD=01 \text{ or } 10$
 $CD=01 \text{ or } 10$
 $CD=00 \text{ or } 11$

Always odd number of 1's

3-26

Same as in Fig. 3-3 but without the complemented circles in the outputs of the gates,

CHAPTER 4



P; R1←R2 P'Q: R1←R3

4-4

Connect the 4-line common bus to the four inputs of each register.

Provide a "load" control input in each register.


Provide a clock input for each register.

To transfer from register C to register A:


Apply S,So = 10 (to select C for the bus,)


Enable the load input of A


Apply a clock pulse.




- (a) 4 selection lines to select one of 16 registers,
 - (b) 16 x1 multiplexers
 - (C) 32 multiplexers, one for each bit of the registers.
 - (2) Read memory word specified by the address in AR into register R2.
 - (b) Write content of register R3 into the me mary word specified by the address in AR.
 - (c) Read memory word specified by the address in R5 and transfer content to R5 (destroys previous value)







4-16



4-18

(a)
$$A = 11011001$$

 $B = 10110100$
 $A \leftarrow A \oplus B 01101101$

4-19

(2)
$$AR = 11110010$$

 $BR = 111111111$
 $AR = 11110001$ $BR = 11111111$ $CR = 10111001$ $DR = 11101010$

(b)
$$CR = 10111001$$
 $BR = 11111111$ $DR = 11101010$ $AR = 11101010$ $BR = 00000000$ $AR = 11110001$ $DR = 11101010$

4-20 R= 10011100

Arithmetic shift right: 11001110 Arithmetic shift left: 00111000

overflow because a negative number changed to positive

4-21

logical shift left: 1011101 Circular shift right: 01011101 logical shift right: 00101101 Circular shift left: 01011100

4-22

S=1 Shift left $A_0 A_1 A_2 A_3 I_L$ H = 000100 shift left

4-23

- (a) Cannot complement and increment the same register at the same time.
- (b) Cannot transfer two different values (Rand R3) to the same register (R1) at the same time.
- (e) Cannot transfer a new value into a register (PC) and increment the original value by one at the same time.

CHAPTER 5 $\frac{5-1}{256K} = 28 \times 2^{10} = 2^{18}$ 64 = 26 (a) Address: 18 bits Register code: 6 bits Indirect bit: 1 bit
32-25=7 bits for opende. (c) Data; 32 bits; 2ddress: 18 bits. A direct address instruction needs two references to memory: (1) Read instruction; (2) Read operand. An indirect address instruction needs three references to memory: (1) Read instruction; (2) Read effective address; (3) Read operand. 5-3 (a) Memory read to bus and load to IR: IREMEAR] (b) TR to bus and load to PC: PC=TR (c) Ac to bus, write to memory, and load to DR: DREAC, M[AR] = AC. (d) Add DR (or INPR) to AC: AC-AC+DR Sisiso Load (LD) Memory Adder 5-4 010 (PC) AR (a) AR + PC 111 (M) IR Read (b) IR < MIAR]

24

100 (AC) DR and

110 (TR)

- Write.

Transfer

DR to AC

(C)

(d)

M[AR] -TR

DREAC

AC CDR

(a) IR & MEPC] PC cannot provide address to memory. Address must be transferred to AR first AR = PC IR + M[AR] (b) ACEAC+TR Add operation must be done with DR. Transfer TR to DR first, DR < TR AC - AC + DR (C) DR : DR : Ac Rosult of addition is transferred to AC (not DR). To save value of AC its content must be stored temporary in DR (OTTR). ACEDR, DREAC (See answer to Problem 5-40) AC = AC + DR ACEDR, DREAC 5-6 (2) 0001 0000 0010 0100 = (1024) 16 ADD __(024)16 ADD content of M[024] to AC ADD 024 (124)6 store Ac in M[M[124]] STAI 124 (c) 0111 0000 0010 0000 = (7020).16. Register Increment AC

clear E CLE CME Complement E

5-7

5-8 clock	To		T ₂ T ₃ T ₀
To			
T			
T ₂			
73			
C7		. According to	
C7 T3			C ₇ T ₃
5-9	E	Ac	1 Sc goes to O czusing To = 1 PC AR IR

					J
-	E	Ac	PC	AR	.IR
Initia!	1	A937	021		
CLA	1	0000	022	800.	7800
CLE	0	A937	022.	400	7400
CMA	. 1	56C8	022	200	7200
CME	0	A937	022	100	7/00
CIR		D49B	022	080	7080
CIL	<u> </u>	526F	022	040	7040
INC		A938	022.	ODU	7020
<u> 504</u>	1	A937	022	010	7010
SNA	1	A937	023	008	7008
SZA)	A937	022	004	7004
SZE)	A937	022	002	7002
HLT	•	A937	022	001	7001

5-10		PC	AR	DR	AC	IR	
	Initial	021			A937		
	AND	022	083	B8F2	A832	0083	
	ADD	022	083	B8F2	6229	1083	
	LDA	022	083	B8F2	88F2	2083	
	STA	022	083		A937	3083	
	BUN	083	083		A937	4083	
	<u>BSA</u>	084	084		A-937	5083	
	ISZ	022	083	BBF3	A937	6083	
5-11							
-		P.C	AR	DR	IR	SC	
4	Inilial	7FF				ث	
•	To	7FF	7FF				
A	T ₁ T ₂ T ₃	800	7FF		EA9F	1 3 4 5	
	T ₂	800	A9F		EA9F		
	T ₃	800	<u>C35</u>		EA9F	4	
	T4 .	800	C35	FFFF	EA9F	5	
	To	800	C35	0000	EA9F		
	Ty	801	C35	0000	EAGE	6	
		001		0000	LATE		
5-12						Mar	
					31		1014
(a) 9	= (1001)			0,	" 93	a E
_ ,1_	001, ADD	455		_	32	E 09	Ac
I=1 -	ADD	ADD	I 32 E	.			
(b) ·					9A1	el 886	7 F
AC	=7EC3	(ADA)			•		
De =	=8B9F	. ! / ٢٠٠٠)		<i>f</i>	1C= 7E	23
	0A62						
(E=1)	O A O	`					
		÷					
(C) P	c = 3AF	=+1=3	BO	IR=	9345		
À	R = 9A	\mathcal{L}		<u> </u>	1		
DA	2 = 884	9F		I =			
A	C= DAE	<i>i</i> 2		Sc =	0000		
		_					

5-13 DR - M[AR] D, T4: XOR AC-ACDDR, SC-0 U. T5: ADM DITU! DR = M[AR] DREAC, ACEAC+DR D, T5: D, T6: M[AR] = AC, AC= DR, SC = O SUB DR = M[AR] D. T. : DREAC, ACE DR Da Ts: ACHAC Da 16: AC < AC+1 Do T7: ACEAC+DR, SCED Do T8: DR = M[AR] D3 T4: XCH M[AR] - AC, AC - DR, SC - O D3 T5: DR - MTAR] D4 T4: SEQ TREAC, ACEACEDR D4 T5: If (AC=0) then (PC=PC+1), AC=TR, SC=0 D4 T6: D5 T4: If (AC=D 1 AC(15)=0) BPA then (PC = AR), SC = D

Converts the ISZ instruction from a memory-reference instruction to a register-reference instruction.

The new instruction ICSZ can be executed at time T3 instead of time T6, a saving of 3 clock cycles.

5-15 Modify Fig. 5-4: Same as Fig. 5-4 Indirect = 1 =0 (Direct) Same as Fig. 5-9 AREPC, PCEPC+1 ARE MLAR] Execute memory-reference instruction PC Memory 64K x8 AC IR (c) To: IR = M[PC] PC = PC+1 T: AR (0-7) < M[PC], PC < PC+1 1/2 address I: AR(8-15) = M[PE], PC=PC+1 T3: DR < M[AR] operand

6 bils 14 bils =40 bils . 4 bits J-11

[Boundary of the second Dewder Decoder 2 1. Read 40-bit clouble instruction from memory to IR and then increment Pc. 2. Decode opcode 1. 3. Execute instruction 1 using address 1. 4. Decode opende 2. 5 Freque instruction 2 using address 2, 6, Go back to stop 1. 5-18 (a) BUN 2300 (b) ION BUN O I (Branch indirect with address D) 5-19 Memory n Data X3X, READ AC XIX3: WRITE XiX2: REAC =0 (AC) =1 (memory) MUXs Clock

$$J_{F} = \chi T_{3} + 3 T_{5} + \omega T_{5}G \qquad K_{F} = y T_{1} + 3 T_{2} + \omega T_{5}G'$$

$$X_{T_{3}}$$

$$T_{2}$$

$$T_{3}$$

$$T_{4}$$

$$T_{7}$$

$$T_{7}$$

$$\frac{5-21}{7} \quad \text{From Table } 5-6: (z_{DR} = 1 \text{ if } D_{R} = 0 \text{ ; } Z_{AC} = 1 \text{ if } AC = 0)$$

$$INR(Pc) = R'T_{1} + R'T_{2} + D_{6}T_{6} Z_{DR} + pB_{9}(FGI) + pB_{8}(FGO)$$

$$+ \gamma B_{4} (AC_{15})' + \gamma B_{3} (AC_{15}) + \gamma B_{2} Z_{AC} + \gamma B_{1} E'$$

$$LD(Pc) = D_{4}T_{4} + D_{5}T_{5}$$


$$CLR(Pc) = RT_{1}$$

$$The logic diagram is similar to the one in Fig. 5-16,$$

$$\frac{5-22}{7} \quad \text{Write } = D_{3}T_{4} + D_{5}T_{4} + D_{6}T_{6} + RT_{1} \qquad (M[AR] \leftarrow xx)$$

$$\frac{5-23}{7} \quad (T_{0}+T_{1}+T_{2})'(IEN)(FGI+FGO): R \leftarrow I$$

$$RT_{2}: R \leftarrow O$$



5-24

72 Places PC onto the bus. From Table 5-6;

R'TO : AREPC

RTO: TREPC

DST4: M[AF] - PC


$$\chi_2 = R'T_0 + RT_0 + D_5 T_4 = (R+R)T_0 + D_5 T_4 = T_0 + D_5 T_4$$



5-25 From Table 5-6:

$$CLR(SC) = RT_3 + D_7T_3(I'+I) + (D_0+D_1+D_2+D_5) T_5$$

 $+ (D_3+D_4)T_4 + D_6T_6$



CHAPTER 6


6-i AC PC IR 010 CLA 0000 011 7800 011 ADD 016 C 1 A 5 012 1016 012 BUN 014 CIAS 014 4014 013 HLT 8184 014 7001 014 AND 017 8184 015 0017 015 BUN 013 013 8184 4013 016 CIAS 017 9306 (CIAS)15= 1100 0001 1010 0101 AND 0110 0011 1100 (93C6)16= 1001 0100 = (8184)16 1000 0001 1000 6-2 AC -BSA 100 103 5103 FFFE - Answer - CMA 101 7200 HLT 7001 102 5101 - Answer 0000 103 7800 CLA 0000 104 7020 INC 105 0001 BUN 103 I C103 106 6-3 A more efficient compiler will optimize the machine code as CLA STA follows: LDA SUM LDA A ADD ADD B B ADD STA SUM STA SUM LDA C L DA C CMA INC CMA ADD DIF INC DIF DIF ADD STA DIF SUM STA ADD SUM LDA SUM STA ADD

6-4 A line of code such as: LDA I is interpreted by the assembler (Fig. 6-2) as a two symbol field with I as the symbolic address. A line of code such as: LDA I I is interpreted as a three symbol field. The first I is an address

symbol and the second I as the Indirect bit.
Answer: Yes, it can be used for this assembler.

6-5

The assembler will not detect an ORG or END if the line has a label; according to the flow chart of Fig. 6-1. Such a label has no meaning and constitutes an error. To detect the error, modify the flow chart of Fig. 6-1:



6-6 (a) memory characters Hex binary

word

1 DE 4445 0100 0100 0100 0101

2 C space 43 20 0100 0011 0010 0000

3 - 3 2D 33 0010 1101 0011 0011

4 5 CR 35 0D 0011 0101 0000 1101

(b) (35)₁₀ = (0000 0000 0010 0011)₂

-35 → 1111 1111 1101 1101 = (FFDD)16

6-7 (2) LOP 105 (100),= (0000 0000 0110 0100)2 ADS 10B (-100) = (1111 1111 1001 1100) = (FF9C) PTR 100 NBR (75) = (0000 0000 0100 1011) - (0048)16 10D CTR IDE (23)10=(0000 0000 0001 0111)=(0017),7 SUM 10 F (b) Loc Hex ORG Нех 100 Loc 2108 LDA AD5 100 10B 0150 HEX 150 ADS 310C PTR 101 STA 0000 PTR. 10C HEX O 2:0D NBR 102 LDA FF9C NBR, DEC-100 IDD 310E CTR 103 STA CTR. HEX O 0000 105 7800 104 CLA SUH, 0000 HEX O IDF PTR I LOP, ADD . 910C 105 ORG 150 610C ISZ PTR 0048 106 150 **DEC 150** ISZ CTR 610E 107 BUN LOP 4105 108 DEC 23 0017 183 STA SUM 109 3 10.F END 7001 HLT 10A 6-8 Modify flow chart of Fig. 6=1 LC=1 A, BSS 10 A+1 store symbol in A+2 symbol table sean next yes A+5 line ΒSŜ A+6 NO A+8 A+9 LCE-LC+N LC - LC+1 LC set to 11 example get op-code yes no same as Fig. 6-2. search symbol table for adress symbol increment error .1s symbol in like message table? insert binary equivalent in bits -> same as Fy. 6-2 5-16

6-10 (a) MRI table (b) non-MRI table-HEXHEX word word 43 4C 41 4D CLA 41 20 A space D space 44 20 78 00 0000 Value Value CL 43 4C AD 41 44 ADD E space 45 20 n space 44 20 value 74 00 Value 1000 etc. etc. 6-11 LDA B CMA INC A /Form A-B ADD 1 skip if Ac positive SPA NIO /(A-B)<0, go to NIO BUN SZA / Skip if AC=0 N30 / (A-B) >0, go to N30 BUN N20 / (A-B) = 0, go to N20 BUN 6-12(a) The program counts the number of 1's in the number stored in location WRD. Since WRD = (6201)16= (0110 0010 1100 0001)2 number of 1's is 6; so CTR will have (0006),6 (b) ORG 100 100 7400 CLE CLA 7800 101 /Initialize counter to zero 3110 STA CTR 102 LDA WRD 2111 103 7004 SZA 104 4107 BUN ROT 105 / Word is zero; stop with CTR=0 410F BUN STP 106 / Bring bit to E ROT, CIL 7040 107 7002 SZE 108 1 bit = 1, go to count it BUN AGN 4108 109 1 bit = 0, repeat BUN ROT 4107 10A AGN, CLE 10B 7400 /Increment counter ISZ CTR 10C 6110

6-12 (b) Continued /check if remaning bits = 0 SZA 7004 10D BUN ROT / No; rotate again 4107 10 E /yes; stop 7001 STP, HLT 10 F 0000 CTR, HEX O 110 62C1 WRD, HEX 62C1 111 END 500 to 5FF → (256), locations 6-13 (100)16 = (256)10 100 ORG LDA ADS / Tuitialine pointer STR 37/ NBR / Initialize counter to -256 LDA CTR STA CLA I / store zero STA PTR LOP PTR ISZ CTR ISZ LOP BUN HLT ADS, 500 **HEX** PTR, 0 HEX -256 NBR, DEC CTR, 0 HEX END 6-14 1 Load multiplier Α LDA / Is it zero ? SZA NZR BUN 1 A=0, product =0 in AC NZR. CMA 1 Store - A in counter INC CTR STA / Start with AC=0 1 Add multiplicand LOP, B ADD CTR ISZ / Repeat Loop A times LOP BUN - HLT / multiplier A, DEC / multiplicand Β, DEC 1 counter CTR, HEX 37

6-15 The first time the program is executed, location CTR will go to O. If the program is executed again starting from location (100)₁₆, location CTR will be incremented and will not reach O until it is incremented 2¹⁶=65,536 times, at which time it will reach O again.

We need to initialize CTR and P as follows:

LDA NBR STA CTR CLA STA P Program

NBR, DEC -8 CTR, HEX O P, HEX O

6-16 Multiplicand is initially in location XL. Will be shifted left into XH (which has zero initially). The partial Product will contain two locations PL and PH (initially zero). Multiplier is in location Y, CTR=-16

LOP, CLE
LDA Y
CIR
STA Y
SZE
BUN ONE
BUN ZRO

ONE, LDA XL ADD PL

STA PL

CLA

CIL ADD XH

ADD PH STA PH

SIR III

Continued next Page

same as beginning of Program in Table 6-14

Double-precision add

 $P \leftarrow X + P$

Same as program


in Table 6-15.

6-16 continued

ZRO, LDA XL Double-precision CIL left-shift XH+XL STA XL LDA HX CIL STA ΧH ISZ CTR Repeat 16 times LOP RUN HLT


6-17

If multiplier is negative, take the 2's complement of multiplier and multiplicand and then proceed as in Table 6-14 (with CTR=-7).



To form a double-precision C - A-B 6-18 2's complement of subtrahend CLE BH+BL, BL LDA a 1's complement is CMA formed and 1 added once. INC AL ADD STA CL Thus, BL is complemented save and incremented while CARRY BH is only complemented. STA TMP BH LDA Locallon TMP saves the 230 AH ADD carry from E while BH add carry -> TMP ADD is complemented. STA CH HLT TMP, HEX $\beta = x \oplus y = xy' + x'y = [(xy')' \cdot (x'y)']'$ TMP Y LDA AND CMA CMA X AND Z STA CMA HLT TMP STA X LDA Υ, CMA Y AND CMA 6-20 X LDA CLE / zero to low order bit; sign bit in E CIL SZE ONE BUN SPA OVF BUN EXT BUN ONE, SNA OVF BUN EXT, HLT 40

Calling program SUBTOUTINE BSA SUB SUB, HEX HEX 1234 Isubtrahena SUR I LDA HEX 4321 CMA 1 minuend INC HEX 0 1 difference SUB ISZ ADD SUB I ISZ SUB STA SUB I ISZ SUB BUN SUB I 6-22 · Calling Program CMA BSA CMP INC CTR STA Istarling address HEX 100 PTR I LDA LOP, DEC 32 I number of words CMA Subroutine PTR I STA PTR ISZ CHP, D HEX CTR ISZ CMPI LDA LOP BUN STA PTR CMP ISZ ISZ CMP CMP I BUN LDA CMP I PTR, CTR, CR4, 6-23 HEX 0 CIR 000Q 0111 1001 1100 079C CIR 1 1001 0000 0111 1001 9079 CIR CIR BUN CR4 I 6-24 BUN LOP ADS LDA HLT PTR STA ADS, HEX 400 NBR LDA PTR, HEX STA CTR /subroutine Table 6-20 · INS LOP, BSA NBR, DEC -5/2 PTR I STA 0 CTR, HEX PTR ISZ CTR ISZ



6-27 Location Hex code SAC SRV, STA 200 3213 CIR 7080 201 STA 5E 3214 202 F200 SKI 203 BUN NXT 4209 204 F800 INP 205 F400 DUT 206 B 215 207 STA PTI I 6215 208 ISZ PTI FIDO SKO 209 420E 20A BUN EXT A216 208 PT2 I LDA F400 20C OUT 20D 6216 PT2 ISZ 20E 2214 EXT, LDA SE 20F .7040 CIL 210 2213 SAC LDA. 211 F080 ION 212 C 000 BUN ZRO I . .. 213 0000 SAC, 214 0000 SE 215 0000 PTI, --00000 216 PT2, SRV, STA SAC NXT, LDA MOD SZA CIR SE STA BUN EXT MOD /check MOD LDA servicer SKO
output BUN EXT
LDA PTZ I
device OUT
ISZ PTZ CMA SZA BUN NXT / MOD = all 1's INP

SKI
BUN NXT
INP
OUT
STA PTI I

Service
Input
Device OUT STA ISZ PTI BUN EXT / MOD = 0 43 EXT, continue as in Table 6-23

CHAPTER 7

7-1

A microprocessor is a small size CPU (consuter on a chip) Microprogram is a program for a sequence of micropperations. The control unit of a microprocessor can be hardwired or microprogrammed, depending on the specific design. A microprogrammed computer does not have to be a microprocessor.

7-2 Hardwired control, by the finition, does not contain a Control memory.

7-3

Micropperation - an elementary digital computer operation.

Microinstruction - an instruction stored in control memory.

Microprogram - a sequence of microinstructions,

Microcode - same an microprogram.

7-4

AO

Sequencer

Clock 1

Clock 2

Frequency of each clock = $\frac{1}{100 \times 10^{-9}}$ = $\frac{1000}{100} \times 10^{6}$ = 10 MHz

If the data register is removed, we can use a Single phase clock with a frequency of $\frac{100}{100} \times 10^{-9}$ = 11.1 MHz

Control manny = 20 x 32 = 32 bits 6 10 16 = Select Address Microoperations (b) 4 bits (c) 2 bits $\frac{7-6}{2}$ control memory = $2^{12} \times 24$ (2) 12 bits (h) 12 bits (c) 12 multiplexers, each of size 4-to-1 line. 7-7 (a) 0001000 =8 =44 (b) 0101100 (c) 0111100 = 607-8 opcode=65its control memory address = 11 bits inputs 2 xm m outputs

The ROM can be programmed to provide any clesized address for a given inputs from the instruction,

Either multiplexers, three-state gates, or gate logic (equivalent to a mux) are needed to transfer in formation from many sources to a common destination.

F3 INCAC INCDR NOP 011 110 000 READ INCPC NOP (6) 000 101 100 (c) 100 101 000 DRTAC ACTOR NOP Binary 000 100 101 7-12 (a) READ DR←M[AR] F2 = 100 F3=101 AC = DR DRTAC 000 100 101 F2=101 DREAC (b) ACTDR ACK-DR FIFIDO DRTAC PC < AR F3=110 (C) ARTPC DRTAC AC -DR MTARTEDA WRITE 7-13 If I=0, the operand is read in the first microinstruction and added to AC in the second. If I=1, the effective address is read into DR and control goes to INDR2. The subroutine must read the operand into DR. INDRZ: DRTAR U JMP NEXT READ U RET (2) Branch if S=0 and Z=0 (positive and non-zero AC) - See last instruction in Problem 7-16. (b) 40: 000 000 000 10 00 1000000 -41: 000 000 1000 000 1.1 000 00 01 01 1000011 42: 000 000 000 00 00 1000000 43: 000 000 110

7-15 (a) 60; CLRAC, COM JMP MDRCT WRITE READ 61: I CALL FFTCH 63 (VEXT) ADD, SUB 62: 5 RET 63: DRTAC, INCDR Z MAP 60 (b) 60: Cannot increment and complement Ac at the Same time. With a JMP to MORCT, control does not return to 61. 61: Cannot read and write at the same time. The CALL behaves as a JMP since there is no return from FETCH. 62: Cannot add and subtract at the same time. The RET will be executed independent of S. 63: The MAP is executed irrespective of Z or 60. 7-16 ORG 16 AND: NOP I CALL INDRCT READ U JMP NEXT ANDOP: JMP AND U FETCH 0 RG 20 5UB: NOP CALL : MDRCT I READ U JMP NEXT SUB U JMP FETCH DRG 24 ADM: NOP INDRCT I CALL READ NEXT U JMP DRTAC, ACTOR NEXT U JMP ADD JMP EXCHANGE+2 (Table 7-2)

7-16 (CONTINUED)

ORG 2

BTCL: NOP

DRG 28 INDRCT BTCL : CALL IU READ NEXT JMP NEXT DRTAC, ACTOR U JMP ANDOP JMP U COM ORG 32 BZ: NOP JMP ZERO Z NOP U FETCH JMP NOP ZERO: INDRCT エリ CALL ARTPC FETCH JMP DRG 36 /NDRCT CALL SEQ: NOP I NEXT READ JMP IJ DRTAC, ACTOR NEXT U TMP XOR (or SUB) TMP BEQ1 ORG 69 EQUAL JMP BEQ1: DRTAC, ACTOR Z. JMP FETCH U NOP JMP FETCH

EQUAL: INCPC U JMP FETCH

S

DRG 40

NOP

BPNZ:


NOP Z JMP FETCH NOP I CALL INDRCT

JMP

FETCH

NOP I CALL INDRCT ARTPC U JMP FETCH

/-// NOP ISZ: I INDRCT CALL READ JMP NEXT INCDR JMP NEXT NEXT (OY FAST) DRTAC, ACTOR JMP ZERO DRTAC, ACTUR IMP Z WRITE FETC H JMP ZERO: WRITE, INEPE TMP FETCH 7-18 BSA: NOP CALL INDRCT PCTDR, ARTPC U JMP NEXT WRITE, INCPC U JMP FETCH 7-19 From Table 7-1: F3 = 101 (5) PC = PC+1 F3 = 110 (6) PC = AR FROM! AR F3 output 6_ F3 output 5-A field of 5 bits can specify 251=31 microoperations A field of 4 bits can specify 24-1=15 microoperations 46 microoperations 7-21 See Fig. 8-2(b) for control word example. (2) 16 registers need 4 bits; ALU need 5 bits, and the shifter need 3 bits, to encode all operations. 3 = 20 bits total SRCI SRCZ DEST 5 ALU RY ADD 0100 00100 R44-R5+R6



7-24

P is used to determine,

the polarity of the MUX2 Togic Selected status bit, P
when P=0, T=G because GD 0=G
when P=1, T=G' because GD 1=G
wher G is the value of the setected bit in MUX2

CHAPTER 8

8-1

(a) 32 multiplexers, each of size 16x1.

(b) H inputs each, to select one of 16 registers.

(c) 4-to-16-line decoder

(d) 32+32+1=65 data input lines

32+1=33 data output lines.

(E) 4 4 6 = 18 SITS
SELA SELB SELD OPR

 $\frac{8-2}{30+80+10} = 120$ NSec.

(The decoder signals propagate at the same as the muxs)

8-3 Control word SELA SELB SELD OPR (2) RI - R2+R3 R2 R3 RI ADD 010 011 001 00010 (b) R4 = R4 RY RY COMA 100 xxx 100 01110 (c) R5 ← R5-1 *R*5 R5 101 xxx 101 00110 DECA 001 XXX 110 11000 (d) R6 = sh R1 RI R6 SHLA Input - R7 TSFA (e) R7 = Input 000 XXX 111 00000

(a) 001 010 011 00101 RI R2 R3 SUB R34-R1-R2

(b) 000 000 000 00000 Input Input None TSFA Output Input (c) 010 010 010 01100 R> R2 R2 XOR RZ = RZOR2

(d) 000 001 000 00010 Input RI None ADD Outpute-Input+RI

(e) 111 100 011 10000 R7 R4 R3 SHRA R3 ShrR7

8-5

(a) Stack full with 64 items.

(b) Stack empty.

8-6 PUSH: MISFI ← DR 5P= SP-1 3998 3999 POP: SPESP+1 4000 DR < MISPT 8-7 (a) AB * CD * EF * + + (b) AB* ABD* CE*+*+ (C) FG+E*CD*+B*A+ (d) ABCDE+*+*FGH+*/ $\frac{8-8}{(a)} \frac{A}{B-(D+E)*C} \qquad (b) A+B-\frac{C}{D*E}$ (c) A -D+ E (d) (((F+G)*E+D)*C+B)*A $\frac{8-9}{(3+4)[10(2+6)+8]} = 616$ RPN: 34+26+10*8+* 21 8 8 80 80 88 8-10 Memory may wrap-around -Read from 7 to 0 WRITE (if not full): 0 M[WC] & DR 2 WC = WC+1 3 ASC = ASC +1 READ: (if not empty)

DR & M[RC) y 3 bits · 52

8-11 = 32 bits opcode Address 1 Address 3 Two address instructions 28 = 256 combinations. 256-250 = 6 combinations can be used for one address 6 × 212 Address instructions Maximum number of one address instruction: -6x212 = 24,576 (d) RPN: XAB-C+DE*F-*GHK*+/= 8-13 $256 K = 28 \times 2^{10} = 2^{18}$ address = 18 bits Mode = 3 " Register = 6 " a7 bitsop code 5 8-14 Z=Effective address (2) Direct: Z=Y W+2 Next instruction (b) Indirect: Z=M[Y] (c) Relative: Z=Y+W+2 operand (d) Indexed; Z= Y+X 8-15 (a) Relative address = 500-751=-251 (b) 251 = 000011111011; -251=111100000101 (c) PC=751=001011101111; 500=000111110100 PC = 751 = 001011101111 RA = -251 = +111100000101 EA = 500 = 000 | 11110100

8-16 Assuming one word per instruction or operand. Branch Type Computational type Fetch instration Fetch instruction Fetch effective address Fetch effective 20ldress and transfer to PC Fetch operand 2 memory references. 3 memory references 8-17 The address part of the indexed made instruction must be set to gero. Effective addiess Pc \rightarrow 300 of code Mode | R1=200 | 301 | 400 | Next instruction (2) Direct: 400 (6) Immediate: 301 (c) Relative : 302+400 = 702 (d) Reg. Indirect: 200 (e) Indexed: 200+400 = 600 1=c 0=c 1=c 0 = Reset initial carry 8-19 6E C3 56 7A 13 55 6B 8F 82 18 c2 09 Add with earry 8-20 10011100 AND 10011100 10011100 10101010°R 10101010 10001000 1/111110 00110110 8-21 (2) AND with: 0000000011111111 (b) OR with: 0000000011111111 (c) XOR with: 00001111111110000

8-22 Initial: 01111011 C=1 SHR : OOIIIIOI SHL: 11110110 SHRA: 00111101 SHLA: 11110110 (Overflow) ROR: 10111101 ROL: 11110110 RORC: 10111101 POLC: MITOIT <u>8-23</u> 183-01010011 -83-10101101 +68=01000100 -68=10111100 (2) -83 10101101 (b) -68 10111100 $\frac{+68}{-15}$ 01000100 $\frac{-83}{(in a's complement)}$ $\frac{-151}{1}$ 01101001 -128 (overflow) (c) -68 = 10111100 (d) -83 = 10101101-34 = 11011110-1667 01011010 over flow 8-24 Z= FoFiF3F3F4F5F6F5 = (Fo+Fi+Fa+F3+F4+F5+F6+F5) <u>8-25</u> (b) 72 01110010 <u>IE 00011110</u> 90 1001 0000 11 (a) 72 OIII 0010 <u>C6</u> 1100 0110 138 0011 1000 C=0 S=1 Z=0 V=1 C=1 S=0 Z=0 V=0 (d) 72 01110010 (c) 9A = 10011010 -215 COWA. 8D 10001100 00000000 ,01100110 72 01110010 C=0 S=0 Z=1 V=0 C=0 S=1 Z=0 V=1 (e) c=0 5=0 Z=1 V=0 (Borrow = 1

8-26 C=1 if A < B, therfore c=0 if A≥B Z=1 if A=B, therefore Z=1 if A = B For A>B we must have A>B provided A = B or c=0 and Z=0 (c'z')=1 For A <B we must have A<B or A=B or c=1 or Z=1 (c+2)=1 8-27 AZB implies that A-B>O (Positive or zero) sign 3-0 if no overflow (opsitive) or s=1 if overflow (sign reversal) Boolean expression: s'v'+sv=1 or (s+v) = D A<B is the complement of A>B (A-B negative) then 5=1 if V=0 A>B Implies A>B but not A=B $(S \oplus V) = 0$ and Z = 0A < B Implies A < B or A = B 5€V=1 or Z=1 8-28 ~ [6⊕V)+Z]=1 A>B 50 V=1 A<B [(S+V) +Z]=1 A < B

Un signed Signed A = 01000001 65 +65 8=10000100 132 -124 A+B= 11000101 197 -59 (c) C = 0 Z = 05=1 V=0 (d) BNC BNZ BM BNV 8-30 (a) A = 01000001 = 65B=10000100 =132 A-B=10111101 = -67 (2's comp. of 01000011) (b) c (borrow)=1; z=0 65<132 A<B (c) BL, BLE, BNE 8-31 (2) A = 01000001 = +65B=10000100 =-124 A-B=10111101 +189 = 010111101, (b) S=1 (sign reveral) +189 > 127 Z=0V=1 (overflow) 65>-124 A > B(C) BGT, BGE, BNE 8-32 PC SP Top of Stack Initial 1120 3560 5320 After CALL 6720 3559 1122 After RETURN 1122 3560 5320

8-29

8-33 Branch instruction - Branch without being able to return. Subroutine call - Branch to subroutine and then return to calling program. Program interrupt - Hardware initiated branch with Possibility to return, 8-34 See Sec. 8-7 under "Types of Interrupts". 8-35 (a) SP = SP-1 (b) PC ← M[SP] M[SP] = PSW SPESP+1 5P = 5P-1 PSW -M[SP] M[sp] & PC SP4 SP+1 TR = IAD (TR is a temporary PSW = M [TR] register) TR < TR+1 PC = M[TR] "Go to fetch phase, 8-37 Window size = L + 2C + G Computer 1: 10 + 12 + 10 = 32Computer 2: 8+16+8=32 16 +32 +16 = 64 Computer 3: Register file = (L+c) w + G Computer 1: (10+6) 8 + 10 = 16 * 8 + 10 = 138 Computer 2: (8+8) 4 + 8 = 16 × 4 + 8 = 72 Computers: (16+16)16+16=32×16+16=528


8-38
(a) SUB R22, #1, R22 R22←R22−1 (Subtract 1)
(b) XOR R22, #-1, R22 R22←R22⊕2111's (X⊕1=X')
(c) SUB R0, R22, R22 R22←O-R22
(d) ADD R0, R0, R22 R22←O+O
(e) SRA R22, #2, R22 Arithmetic shift right twice
(f) OR R1, R1, R1 R1←R1 V R1
or ADD R1, R0, R1 R1←R1+O
or SLL R1, #0, R1 shift left O times

8-39

(a) JMPZ, #3200, (R0) $PC \leftarrow 0+3200$ (b) JMPRZ, -200 $PC \leftarrow 3400+(-200)$

59





$$(k-n-1)t_{p} = 6+8-1 = 13 \text{ cycles}$$

$$n=6$$
 segment $(k+n-1)=6+200-1=205$ eyeles

$$\frac{9-4}{t_n = 50 \text{ ns}} \qquad S = \frac{n t_n}{(k+n-1)t_r} = \frac{100 \times 50}{(6-99) \times 10} = 4.76$$

$$t_p = 10 \text{ ns}$$

$$n = 100 \qquad S_{\text{wax}} = \frac{t_n}{t_p} = \frac{50}{10} = 5$$

(a)
$$t_p = 45 + 5 = 50 \text{ ns}$$
 $k = 3$

(c)
$$S = \frac{n t n}{(k+n-1) t_p} = \frac{10 \times 100}{(3+9)50} = 1.67$$
 for $n = 10$

$$=\frac{100\times100}{(3+99)50}=1.96 \quad \text{for } n=100$$

(d)
$$5_{\text{max}} = \frac{t_n}{t_p} = \frac{100}{50} = 2$$

9-6

(b) There are 7 segments in the pipeline

(c) Average time =
$$\frac{k+N-1}{n}t_p = \frac{(n+6)30}{n}$$

For n = 10 tav = 48 ns

For N=100 tav=31.8 ns

For n→∞ tav=30 ns

To increase the speed of multiplication, a carrysave (Wallace tree) adder is used to reduce the propagation time of the carries.

9-7

(a) Clock cycle =
$$95 + 5 = 100 \text{ ns}$$
 (time for segment 3)
for $n = 100$, $k = 4$, $t_p = 100 \text{ ns}$.

Time to add 100 numbers = (k+n-1) tp = (4+99) 100

(b) Divide segment 3 into two segments of 50+5=55
and
$$45+5=50$$
 ns. This makes $t_p=55$ ns; $k=5$
 $(k+n-1)t_p=(5+99)55=5,720$ ns=5,72Ms

9-8 Connect output of adder to input Exabin a feedback path and use input Ax22 for the data X, through X100. Then use a scheme Similar to the one described in conjunction with the adder pipeline in Fig. 9-12.

One possibility is to use the six operations listed in the beginning of Sec. 9-4.

See See. 9-4: (1) prefetch target instruction; (b) use a branch target buffer; (c) use a loop buffer; (d) use branch prediction. (Delayed Branch is a software procedure)

9-11 1. Load RIG M[312] 1. COAC RZAM[313] 1 2 3 4th step FI DA FO EX 2. Add RZERZHM[313] FI DA 3. Increment R3 4. Store M[314] = R3

Segment Ex: transfer memory word to.RI.

Segment Fo : Read M[313].


Segment DA: Decode (increment) instruction, Segment FI: Fetch (the store) instruction from memory,

9-12 Load: RI← Memory Increment: RI← RI+1 RI is loaded in E It's too early to increment it in A 9-13

Insert a No-op instruction between the two instructions in the example of Problem 9-12 (above).

9-14 2 3 4 5 6 7 Add Rato R3 101 Branch to 104 102 103 Increment RI IAE 104 Store RI 9-15 Use example of Problem 9-14.

101 Branch to 105 I A E 101 Branch to 105 IAE 102 Add Ra to R3 No-operation 103 Inicia wint RI 105 store RI 9-16 (2) There are 40 product terms in each inner product 402= 1,600 inner products must be evaluated, one for each element of the product matrix. $(6) 40^3 - 64,000$ 9-17 8+60+4=72 clock cycles for each inner product. There are 602=3600 inner products. Product matrix takes 3600 x72 = 259,200 clock eyeles to evaluate, 9-18 memory array 1 use addresses: 0, 4, 8, 12, ..., 1020. Arraya: 1,5,9,13, ..., 1021; Array 3; a, 6, 10, ..., 1022. Array 4:37,11, 11, 1023. $\frac{250 \times 109}{100 \times 10^6} = 2,500 \text{ sec} = 41.67 \text{ minutes}$ Divide the 400 operations into each of the four processors, Processing time is: 400 ×40 = 4,000 nsec Using a single pipeline, processing line is = 400×10=4000



10	<u>)-4</u> (a)	(b)	(C)
Case	operation in sign-magnitude	operation in sign-a's complement	required result in sign-2's complement
1.	(+ X) + (+Y)	(O+X)+(O+Y)	0+(x+Y)
2.	(+x) + (-Y)	$(0+X)+2^{k}+(2^{k}Y)$	$O+(x-Y)$ if $x \ge Y$ $2^k+2^k-(Y-X)$ if $x< Y$
3.	(-x) + (+y)	$2^{k}+(2^{k}-X)+(0+Y)$	0+(Y-x) if Y>X
4.	(-x)+(-y)	(2 ^k +2 ^k =x)+(2 ^k +2 ^k =Y)	$2^{k}+2^{k}-(x-y)$ if $y < x$ $2^{k}+2^{k}-(x+y)$

It is necessary to show that the operations in column (b) produce the results listed in column (c).

case 1, column (b) = colum(c)

case 2. If $X \ge \gamma$ then $(x-\gamma) \ge 0$ and consists of k bits. Operation in column (b) gives: $2^{2k} + (x-\gamma)$, Discard carry $2^{2k} = 2^n$ to get $0 + (x-\gamma)$ as in column (c) If $x < \gamma$ then $(\gamma - x) > 0$. Operation gives $2^k + 2^k - (\gamma - x)$ as in column (c).

case 4. Operation in column (b) gives: $2^{2k}+2^k+2^k-(x-Y)$.

Discard carry $2^{2k}=2^k$ to obtain result of (c): $2^k+(2^k-x-Y)$

Transfer Augend sign into Ts. BS BR Then add: ACEAC+BR combinational As will have sign of sum. AC circuit Truth Table for combin. circuit As 85 0 Boolean function for circuit: change of sign 0 quantities V=TaBaAa + TaBaAa sultracted 0 change of sign 10-6 (a) Add end around carry F as needed 0110 in signed-1's complement addition: 0 1111 F=1 E=0 + Carries EDF=1 but there should be no overflow since result is -15. V - EDF is valid for is complement (b) The procedure numbers provided we check the result 0 1111...11 when Algorithm -V=1. AC = AC + BR V - EOF and A = 11111...11. AC - AC+1 overflow

10-7 Add algorithm flowchart is shown above (Prol. 10-66)

10-8 Maximum value of numbers is MII. It is necessary to show that maximumum product is less than or equal to rain 1. Maximum product is: $(r^{N-1})(r^{N-1}) = r^{2N} - 2r^{N} + 1 \le r^{2N-1}$ which gives: 2 \ 2 rn or 1 \ rn This is always true since r=2 and n=1 10-9 Multiplicand B = 11111 = (31)10 31 × 21 = 65/ Multiplier in $Q = \frac{E}{0.0000} \frac{A}{10101} \frac{SC}{101} = Q = (21)_{10}$ Shr EAQ -- 01111 11010 Qn=0, shr EAQ -- 00111 11101 Qn=1, add B -- 101110 100 011 shr EAQ - - - - 01001101110 010 QN=0, shr EAQ --- 0100110111 Qn=1, add B -- 11111 101000 1010001011, 000 (651)10 $\frac{10-10}{10-11} = 1110 + \frac{1001}{1011}$ $\frac{163}{11} = 14 + \frac{9}{11}$ B= 1011 B+1=0101 DVF=0 Dividend in AQ ______ 1010 0011 shl EAQ - - - - - - 1 0100 0110 add B+1, suppress carry _ _ 0101 E=1, set Qn to 1 ----! 1001 0117 011 sh! EAQ --- 1 0010 IND add E+1, suppress carry -0101 E=1, set Quto 1--1 1177 010 shI EAQ - - - - 0 1111 1110 add B+1, carry to E - -0101 $I'II^{-1}I'$ E=1, set anto 1---1 ShI EAQ----0 0100 001 1001 1110 add B+1, carry to E -E=0. leave Qn=0 -- 0 1110 1011 1110 000 remainder quotient

To correspond with correct result. In general: A=Q+R Where A is dividend, a the quotient and R the remainder.

Four possible signs for A and B: $\frac{+52}{+5} = +10 + \frac{+2}{+5} = +19.4$ $\frac{-52}{+5} = -10 + \frac{-2}{+5} = -10.4$


 $\frac{+52}{-5} = -10 + \frac{+2}{-5} = -10.4$ $\frac{-52}{-5} = +10 + \frac{-2}{-5} = +10.4$

The sign of the remainder (2) must be same as sign of dividend (52).

10-13

Add one more stage to Fig. 10-10 with 4 AND gates and a 4-bit adder.

10-14(a) $(+15) \times (+13) = +195 = (0.011.000011)_2$ BR = 0 1111 (+15); BR+1=10001 (-15); GR=01101 (+12) 1 0 Subtract BR 10001 QR Qu+1 SC On anti ashr 10001 Add BR 01111 01 ashr_0001111011 0 011 10 Subtract BR 10001 ashr_11010 01101 1 010 ashy-11101 00110 1 001 OI Add BR DIIII 2shr 00110 00011 0 000 + 195 (b) (+15) × (-13) = -195 = (1100 111101) = 6 6 6 BR= 0 11111 (+15); BR+1=10001 (-15); GR=10011 (-13) Qu Qu+1 AC GR QN+1 SC 00000 10011 0 101 Initial 10 Sustruct BR 10001 ashr___11000 11001 1 100 11 ashr-11100 01 Add BR 01111 ashr___ 00101 10110 0 010 00 ashr ___ 00010 1:011 0 001 10 Sustract BR 100C! 10011 2 shr _____ 1 1001 +1101 1 000. 195



10-16 The algorithm for square-root is similar to division with the radicand being equivalent to the dividend and a "test value" being equivalent to the divisor.

Let A be the radicand, a the square-root, and R the remainder such that $Q^2 + R = A$ or:

JA = Q and a remainder

General coments:

1. For k bits in A (keven), a will have 1/2 bits:

2. The first test value is of The second test value is ng. ni The third test value is 009,9201 The fourth test value is 0009,929301 etc.

3. Mark the bits of A in groups of two starting from left.

4. The procedure is similar to the division restoring method as shown in the following example:

Remainder = 00000 answer positive (zero); let 94=1

10-17 (a) e = exponent e+64 = biased exponent

e+64 biased exponent -64+64=0 0 000 000 -63 -63 + 64 = 1000 001 -62+64=2-62 0 000 010 -1+64=63 - 1 0 111 111 O0+64=64 1 000 000 +1 1 + 64 = 65 1 000 001 +62 62+64 = 126 1 111 110 +63 63+64=127 1 111

(b) The biased exponent follows the same algorithm as a magnitude comparator See Sec. 9-2

(c) $(e_1 + 64) + (e_2 + 64) = (e_1 + e_2 + 64) + 64$ subtract 64 to obtain biased exponent sum

(d) $(e_1+64)-(e_2-64)=e_1+e_2$ add 64 to obtain biased exponend difference,


10-18


(a) $AC = A_5 A_1 A_2 A_3 ... A_n$ $BS = B_5 B_1 B_2 B_3 ... B_n$

If signs are unlike - the one with a O (plus) is larger.


If signs are alike - both numbers are either positive or negative

start





10-21 Let "e" be a flip-flop that holds end-carry after exponent addition,




10-22

when 2 numbers of n bits each are multiplied, the product is no more than 2n bits long - see Prob. 9-7.

 $\frac{10-23}{\text{divisor}} \frac{\text{dividend}}{\text{divisor}} A = 0.1 \times \times \times \text{ where } x = 0.1$

- (a) If A<B then after shift we have A=1. xxxx and 1st quotient bit is 21.
- (6) if AZB, dividend alignment results in A=0.01xxxx then after the left shift A>B and first quotient bit =1.

Remainder bits rrrrr have a binary-point (n-1) bits to the left.



10-25

(a) When the exponents are added or incremented (b) When the exponents are subtracted or decremented (c) Check end-carry after addition and carry after increment or decrement.

10-26
Assume integer mantissa of n-1=5 bits (excluding sign)

(a) Product: A Q

××××× ×××× *28

Product in AC: ××××× *28+5 Linary-point for integer

(5) Single precision normalized dividend: xxxxx. * 28 Dividend in AQ: A Q 3-5

Dividend in AQ: A Q xxxxx 00000, # 23-5

Neglect Be and Ae from

| Bs | 103 | 102 | 101 | 100 | B

Fig. 10-14. Apply carry


| Ext | BCD arith. Unit |


directly to E. | As | 103 | 102 | 101 | 100 | A

As 103 102 10' 100


dec uncorrected dec corrected uncorrected corrected = output No output carry Uncorrected carry Y= Z-3 = Z+13-16 Y = Z + 3ignore carry-

10-32. The excess-3 code is self-complementing code. Therefore, to get 9's complement we need to-complement each bit.





10-33



Algorithm is simalar to flow chart of Fig. 10-2

(b) 999 *199 *8991 - first partial product Ae=8 *89910 98901 - second partial product Ae=9 +99900 198801 - final product Ae=1

initial
$$\frac{E}{0}$$
 $\frac{Ae}{0}$ $\frac{A}{16}$ $\frac{Q}{80}$ $\frac{SC}{2}$ $\frac{Ae}{0}$ $\frac{A}{16}$ $\frac{Q}{80}$ $\frac{SC}{2}$ $\frac{Ae}{0}$ $\frac{A}{16}$ $\frac{Ae}{00}$ $\frac{A}{16}$ $\frac{Ae}{00}$ $\frac{A}{16}$ $\frac{Ae}{00}$ $\frac{A}{16}$ $\frac{Ae}{16}$ $\frac{A}{16}$ $\frac{Ae}{16}$ $\frac{A}{16}$ $\frac{Ae}{16}$ $\frac{A}{16}$ $\frac{Ae}{16}$ $\frac{$

B = 032

 $\frac{1680}{32} = 52 + \frac{16}{32}$

10-36

restore remainder ,

- (a) At the termination of multiplication we shift right the content of A to get zero in Ae.
- (b) At the termination of division, B is added to the negative difference. The negative difference is in 10's complement so Ae = 9. Adding Be = 0 to Ae = 9 produces a carry and makes Ae = 0.

10-37

change the symbols as defined in Table 10-1 and use same algorithms as in Sec. 10-4 but with multiplication and division of mantissas as in Sec. 10-5.

CHAPTER 11

$$\frac{11-1}{12} = \frac{A_7 - A_2}{000011} = \frac{A_1 A_0}{00}$$

$$CS = A_3 A_3 A_4 A_5 A_6 A_7$$

$$13 = 000011 01$$

$$RS1 = A_1$$

$$RS0 = A_0$$

$$15 = \frac{000011}{15} = \frac{1}{15} = \frac{1}{$$


Interface.	Port A	Port B	Control Por	Status Reg
#1	1000 0000	10000001	10000010	10000011
2	0100,0000	01000001		01000011
3	0010 0000	00100001		00100011
4	00010000	00010001		00010011
5	00001000	00001001	00001010	00001011
6	00000100	00000101	MAMALIA	ΔΛΛΕΛΙΙΙ


Character printer; Line printer; Laser printer; Digital pholler; Graphic display; voice output; Digital to analog converter; Instrument indicator.

11-5 See text discussion in See, 11-2,

11-6

- (a) Status command Checks status of flag bit,
- (b) Control command Moves magnetic head in disk.
- (c) Status command Cheks if device power is on,
- (d) Control command Moves paper position.
- (e) Data input command Reads Value of a register





11-10 1. Output flag to indicate when transmitter register is empty. 2. Input flag to indicate when receiver register is full.

3. Enable interrupt if any flag is set.

4. Parity error; (5) Framing error; (6) Overrun error.

11-11
10 bits: Start bit + 7 ASCII + parity + stop bit.

From Table 11-1 ASCII W = 1010111

with even parity = 11010111


with start and stop bits = 1110101110

Flag = 0 if data register full (After CPU writes data)

Flag = 1 if data register empty (After the transfer to device)

When flag goes to O, enable "Data ready" and place
data on I/O bus. When "Acknowledge" is enabled, set
the flag to 1 and disable "ready" handshake line.

Flag (output) Acknowledge




5


See text Section 11-4.

11-19

If an interrupt is recognized in the middle of an instruction execution, it is necessary to save all the information from control registers in addition to processor registers. The state of the CPU to be saved is more complex.

11-20	Device 1	Device 2
(1) Initially, device 2 sends	Device 1	Device =
an interrupt request:	PI=0; PO=0; RF=0	PI=0; P0=0; RF=1
(2) Before CPU responds with	. ,	
acknowledge, device 1 sends interrupt request:	~4 ^ ^ .	2- 2- 20 21 6- 1
sends interrupt request:	P_T=0; PD=0; RF=1	PI=0; PO=0; FF=1
(3) After CPU sends an acknowled	95, PI=1: PO=0; RF=1	PI=0: PO=0; RF=1
device I has priority:	VAD enable=1	VAD enable = 0





11-23

Same as Fig. 11-14. Needs 8 AND gates and an 8x3 decodor,

11-24

101112 L3 L4 Ir It In	XY3	ISTI (b)	
0 1 10 10 10 10	000	1 Binary	hexadecimal
	2011	1010 0000	AO
0001 X X X X 6	Dill	1000000	A4
00001 x x x 1		10101000	A 8
0000001X1	101	10101100	A C B D
0000000011		10110100	BU BU
OODOOOX	XXIO	10111000	BÉ
•		101 111 00	BC

11-25

76 = (01001100) = Replace the six O's by <u>010011</u>, xy

11-26

Set the mask bit belonging to the interrupt source so it can interrupt again.

At the beginning of the service routine, check the value.

Of the return address in the stack. If it is an address

within the source service program, then the same source has interrupted again while being serviced.

11-21

The service routine checks the flags in sequence to determine which one is set, The first flag that is cheeked has the highest priority level. The priority level of the other sources corresponds to the order in which the flags are checked.

When the CPU communicates with the DMA controller. the read and write lines are used as inputs from the CPU to the DMA controller.

When the DMA controller communicates with memory the read and write lines are used as outputs from the DMA to memory.


11-28

(a) CPU initiates DMA by transferring: 256 to the word count register. 1230 to the DMA address register. Bits to the control register to specify a write operation.

- (b) 1. I/o device sends 2 "DMA request."
 - a. DMA sends BR (bus regrest) to CPU.
 - 3. CPU responds with a BG (bus grant).
 - 4. Contents of DMA address register are placed in address bus.
 - 5. DMA sends " DMA acknowledge" to I/o device and enables the write control line to memory,
 - 6. Data word is placed on data bus by I/o device.
 - 7. Inrement DMA address register by 1 and Decrement DMA word count register by 1
 - 8. Repeat steps 4-7 for each data word transferred

CPU refers to memory on the average once (or more) every 1 µ sec. (1/106). Characters arrive one. The characters of 8 bits every 1/2400 = 416.6 usec. Two characters of 8 bits each are packed into a 16-bit ward every 2 x 416.6= = 833, 3 Msec. The CPU is slowed down by no more than (1/833,3) × 100 = 0.12 %.

The CPU can wait to fetch instructions and data from memory without any damage occurring except loss of time, DMA usually transfers data from a device that cannot be stopped since information continues to flow so loss of data may occur.



11-32 There are 26 letters and 10 numerals. $26 \times 26 + 26 \times 10 = 936$ possible addresses,

The processor transmits the address of the terminal followed by ENQ (enquiry) code popo 0101. The terminal responds with eithe ACK (acknowledge) or NAK (negative acknowledge) or the terminal does not respond during a timeout period. If the processor receives an ACK, it sends a block of text.

11-34

DLE STX DLE DLE ETX DLE DLE ETX

delete delete delete delete

STX DLE ETX DLE ETX

32-bit text = 00010000 10000011 00010000 10000011

11-35
32 bits between two flags; 48 bits including the flags.
11-36

Information to be sent (1023):

After zero insertion, iformation transmitted: 011111111110

Information received after 0's deletion: 011111111111

(b) 2048 = 2" Il lines to address 2048 bytes 128 = 27 Tlines to address each chip

4 lines to decoder for selecting 16 chips (C) 4x16 decoder

(a) 8 chips are needed with address lines connected in parallel. (b) 16 x 8 = 128 chips. Use 14 address lines (16x = 214) 10 lines specify the chip address 4 lines are decoded into 16 chip-select inputs.

10 pins for inputs, 4 for chip-select, 8 for outputs, 2 for power. Total of 24 pins.

12-4 4096/128 = 32 RAM chips; 4096/512=8 ROM chips. 4096 = 212 - There 12 common address lines +1 line to select between RAM and ROM.

Address 16151413 1211109 8765 4321
0000-OFFF 0000 < 5 x 32 > x x x x x x Component RAM ROM

 $\frac{12-5}{12-5}$ RAM $\frac{2048}{256} = 8 \text{ chips}; 2048 = 2"; 256 = 28$ ROM $\frac{4096}{1024} = 4 \text{ chips}; 4096 = 2"; 1024 = 2^{10}$ Interface 4 × 4 = 16 registers; 16 = 24


Component Address 16151413 1211 109 8765 4321 RAM 0000-07FF 00000

01 00 deuder 10 00 0000 0000 xxxx ROM 4000-4FFF

Interface 8000-800F

The processor selects the external register with an address 8000 hexadecimal. Each bank of 32x bytes are selected by addresses 0000-7FFF. The processor loads an 8-bit number into the register with a single 1 and 7 O's. Each output of the register selects one of the 8 banks of 32 K bytes through a . Chip-select input. A memory bank can be changed by changing the number in the register.

12-7 Average time = 5+ time for half revolution + + time to read a sector. $T_a = T_s + \frac{1}{2R} + \frac{115}{N+} \times \frac{1}{R}$ 12-8 An eight-track tape reads 8 bits (one character) at the samtime. Transfer rate = 1600 × 120 = 192,000 charaters/s $\frac{12-9}{\text{From Sec. } 12-4:}$ $M_{i} = \frac{m}{11} \left[(A_{j} \oplus F_{ij})' + K_{j}' \right]$ Mi= = (Fig O Fig) Kg FF Fil Ki From other bits in the same word 12-10 A match occurs if Ti=1 M; ——— T; match = MiTi $M_{i} = \left(\prod_{j=1}^{N} A_{j} F_{ij} + A_{j} F_{ij} + K_{j} \right) \cdot \left(K_{i} + K_{2} + K_{3} + \dots + K_{n} \right)$ At least one key bit Ki must be equal to 1) 12-12(c)



A d-bit counter drives a d-to-mline decoder where $2^{\frac{d}{2}}$ m (m - No. of words in memory). For each count, the Mi bit is checked and if 1, the corresponding read signal for word i is activated.

12-14

Let $x_j = A_j + A_i + A$

Output indicator Gi = 1 if:

A1 Fi1 = 1 and K1 = 1 (First bit in A=1 while Fi1=0)

or if X1A2Fi2=1 and K2=1 (First pair of bits are equal and

second bit in A=1 while Fi2=0)

 $G_{i} = (A_{1}F_{i,1}' + K_{1}')(x_{1}A_{2}F_{i,2}' + K_{2}')(x_{1}x_{2}A_{3}F_{i,3}' + K_{3}') \dots (x_{1}x_{2}...x_{N-1}A_{N}F_{i,4}' + K_{N}')$ K_{1} $F_{i,1}$ $F_{i,1}$ $F_{i,2}$ $F_{i,2}$ $F_{i,2}$ $F_{i,2}$ $F_{i,3}$ $F_{i,4}$ $F_{i,5}$ $F_{i,5}$ F

12-15 128K = 217; For a set size of 2, the index address has 10 bits to accomposate 2048 = 1024 words of eache. 7 6/13 10 bits (a)INDEX Block ---- Word <--- & bits</p> Data!
32 bits 1024 Size of eache memory is 1024 x 2 (7+32) $= 1024 \times 78$ 12-16 $0.9 \times 100 + 0.1 \times 11000 = 90 + 110 = 200$ nsec. cache access cache+memory access (b) $0.2 \times 1000 + 0.8 \times 200 = 200 + 160 = 360$ nsec. write access read access from (2) (c) Hit vatio = 0.8 x 0.9 = 0.72 Segvence: A B CD B E DA C E C E Count value -321 ABC Initial words = B is a hit C D B E C B E D A E is a miss D is a hit A is a miss. EDAC C IS & MISS E is a hit DACE

DAEC

 \mathcal{D}

Cis a hit

E is a hit

12-18 64K x 16: 15 bit address; 16-bit data. 2 = 16 bit adaress (a) INDEX = 10 bit cache address (E) =23bits in each (c) 28-256 blocks of 4 mords each cache 17-19 (a) radvess space = 24 bils 2 = 16 M words (b) Memory space = 16 bits 216 = 64K words (c) $\frac{16M}{3V} = 8 \text{ K Pages} \quad \frac{64K}{3V} = 32 \text{ blocks}$ 12-20 The pages that are not in main memory are: address that will cause fault Page 2357 Address 2K 2048-3071 3 K 3072 - 4095 5 K 5120 - 6143 7168 - 8191 7K 12-21 420126140102357 Most (a) Pages in Firstin-LRU-Pages in of FIFO main memory reference ME MOTY Initial 0124 4201 4201 0124 26-40-02357 0124 0124 4012 4201 0126 2016 0126 0126 0126 2016 0261 0126 0146 0164 1246 2614 0146 0164 0146 6140 0146 0164 014.6 6401 0146 0164 0146 6410 1246 1642 0124 4102 2346 6423 0123 1023 2345 42_35 0235 0235 2357. 2357 2357 2357

12-22 600AF and FOOAF

12-23

Logical address: 7 bits 5 bits 12 bits -24 bits Segment Page Word

Physical address: 12 bits 12 bits
Block Word

12-24

Segment 36 = (0100100), (7-bit binary)

Page 15 = (01111), (5-6% binary)

Word 2000 = (011111010000), (12-6it birzry)

Logical address = 0100100 01111 011111010000 (a4-bit binary)

CHAPTER 13

13-1

Tightly coupled multiprocessors require that all processes in the system have access to a common global memory. In loosely coupled multiprocessors, the memory is distributed and a mechanism is required to Provide message - passing between the processors. Tightly coupled systems are easier to program. Since mu special sleps are required to make shared data available to two or more processors. A loosely coupled system required that sharing of data be implemented by the messages.

13-2


The address assigned to common memory is veryer assigned to any of the local memories. The common memory is recognized by its distinct address.

13-3 Pxm switches


13-4 logn stages with n switches in each stage.

13-5
Inputs 0,2,4, 2vd 6 will be disconnected from outputs 2 avd 3.

13-6



13-7 Arbitration switch: (a)A connected B connected to autput to output Distribution switch: Input connected to A Input connected (P) I = intercharg switch A, I Ĭ (c) Ď I



13-10

Encodor input Ercoder autout Decoder info Decoder output

Of (II has highest priority)

DICO Arbiter 2(I) is acknowledged

13-11

As explained in the text, innect output Po from arbiter 4 into input PI of artitle 1. Ome the live is disabled, he are in that releases the bus has the lowest pricity.

13-12

Memory access needed to send data from one processor to another must be synchronized with test-and-set instructions. Most of the time would be taken up by unsuccesful test by the receiver. One way to speed the travefor would be to send an interrupt request to the receiving processor.

13-13

- (a) Mutual exclusion implies that each processor claims exclusive control of the resources alocated to it.
- (b) <u>Critical section</u> is a program sequence that must be comptel, exocuted without interruptions by othe processors.

(Contined in next page)

13-13 (Cortinued)

- (c) Hardware lock is a hardware signal to crivie that a memory read is followed by a memory write without interruption from another processor,
- (d) <u>Semaphore</u> is a variable that indicates the number of processes attempting to use the critical section.
- write memory operation so that the memory location cannot be accessed and micrified by another processor.

11-14

Cache coherency is defined as the situation in which all cache refres of shared variables in a multiprocessor system have the same value at all times. A snoopy cache controller is a monitoring action that detects a write operation into any cache. The cache cohorence problem can be resolved by either updading or invalidating all other cheche values of the written information.