임베디드시스템설계및실습

실습 6

Video Frame Handling on KAU Computer System (VideoInProg01)

Ref: Video IP Cores for Altera DE-Series Boards



Contents

- Video_In_Subsystem in KAU_Computer
- Exercise 1: Forwarding Video Input to VGA
- Exercise 2: Using Multiple Video Frame Buffers
- Homework 5, Due 5/9
- Schedule
- Term Project Week 12-15
- Exercise 3: Gray Scale Conversion of Incoming Video
- Exercise 4: VCA Basics Frame Difference
- Exercise 5: Idea for Hardware/Software Co-Design




Video_In_Subsystem in KAU_Computer


- Video Input Control in KAU_Computer
 - BT656 Video In Decoder
 - Chroma Resampler
 - Color-Space Converter
 - RGB Resampler
 - Clipper
 - Scaler
 - Video DMA Controller




KAU_Computer



Video_In_Subsystem in KAU_Computer



Video_In_Subsystem in KAU_Computer



Video_In_Subsystem: Overview

- To decode incoming video data and store them to memory
 - Video-In Decoder, Chroma resampler, Color Space Converter, Clipper, Scaler, and Video-In DMA controller
 - The Audio and Video Configuration IP core initializes the ADC with the appropriate settings for use with the UP Video IP cores
- Video-In Decoder IP core
 - The video analog-to-digital converter (ADC) chip on the DE1-SoC board converts video from the composite port and streams it into the FPGA
 - converts the video data from the ADC into Avalon streaming packets and sends them to the video DMA controller
- Video DMA controller
 - writes the video stream to the pixel (or frame) buffer (SRAM or SDRAM)



Video_In_Subsystem: Video Format Conversion

- Video format conversion from Video-In Decoder to Video DMA controller
 - Video-In Decoder: 720 columns by 244 rows with 16 bits per pixel in the 4:2:2 YCrCb color space
 - Video DMA controller: 320 x 240 rows with 16 bits per pixel in the RGB color space for the Pixel DMA in VGA_Subsystem
- Chroma Resampler, Color-Space Converter, RGB Resampler,
 Clipper and Scaler IP cores are used to perform the conversion



Video_In_Subsystem: Video Format Conversion

- Chroma Resampler
 - converts pixels from the 4:2:2 YCrCb to the 4:4:4 YCrCb formats
 - maintains the frame resolution of 720 x 244
- Color Space Converter
 - converts pixels from 4:4:4 YCrCb to 24-bit RGB color spaces
- RGB Resampler
 - converts the stream between the 24-bit RGB and 16-bit RGB formats
- Clipper
 - trims the stream from 720x244 resolution to a 640 x 240 resolution by dropping the columns and rows around the exterior of the frame
- Scaler
 - reduces the stream to 320 x 240 by dropping every other pixel




Video_In_Subsystem: Video DMA Controller

Software Programming Model

Table 2. DMA Controller register map												
Offset	Register	R/W	Bit Description									
in bytes	Name	IX/ VV	3124	2316	1512	118	76	53	2	1	0	
0	Buffer	R	Buffer's start address									
4	BackBuffer	R/W	Back buffer's start address									
8	Resolution	R	Y		X							
12	Status	R	m	n	(1)	CB	CP	(1)	EN	A	S	
	Control	W	(1)						EN	(1)		

Table 3. Status/Control register bits						
Bit number	Bit name	R/W	Description			
31 - 24	m	R	Width of Y coordinate address			
23 - 16	n	R	Width of X coordinate address			
11 - 8	CB	R	Number of color bits minus one			
7 - 6	CP	R	Number of color planes minus one			
2	EN	R/W	Enables the DMA controller. If this bit is set to 0 the			
			DMA controller will be turned off.			
1	A	R	Addressing mode: 0 (X,Y), or 1 (consecutive)			
0	S	R	Swap: 0 when swap is done, else 1			




Exercise 1: Forwarding Video Input to VGA

- This is a simple test designed to store the incoming video data stream to a certain memory location
- Unfortunately, the Altera University Program (UP) does not provide the device driver for the Video DMA Controller (DMAC)
 - Read the software programming model carefully
 - Specify the address of a video frame buffer which can be shared with the Pixel DMA Controller for VGA display
 - You may need to enable the Video DMAC or swap the buffers
- To verify that you stored the video data correctly, display the stored video data to LCD display via the VGA_Subsystem in KAU_Computer
 - Check if the video captured by the camera is presented on the LCD display

Exercise 2: Using Multiple Video Frame Buffers


- There exist multiple tasks to be handled simultaneously in a video analytics pipeline
 - For frame differencing, you need to handle Video-In DMAC, Frame Differencing, Pixel DMAC simultaneously



- Frame differencing (Fdiff[n]) is the task calculating pixel difference between the current and the previous frames
- Then, how many frame buffers do you need for this pipeline? You may
 assume the frame differencing task can be executed in real-time. Also, data
 overwriting should be prevented before the data is presented or used for
 calculation

Exercise 2: Using Multiple Video Frame Buffers

- Define the frame buffers you need for the video analytics pipeline in SRAM or SDRAM memory
- For simplicity, we skip the Frame Difference Task in the pipeline
- Control Video Input and Output Tasks
 - Control the Video DMA Controller and the Pixel DMA such that incoming video frame is first stored to a frame buffer and read for LCD display
 - The Video DMAC and the Pixel DMAC should change their frame buffer pointers to other one to avoid data overwriting or corrupted data display





Homework 5, Due 5/9

- Inspect the IP modules from the Video-In Decoder to the Video DMA Controller in Video_In_Subsystem of KAU_Computer
 - Read the data sheet for the IP modules
 - Video-In Decoder
 - Chroma resampler, Color Space Converter, Clipper, Scaler
 - Video-In DMA controller
 - Summarizes the functions of each modules briefly (2 page in A4)
- Modify the Video_In_Subsystem such that it can handle 8-bit grayscale image frame
 - Name the system as KAU_Computer_8BGrayIO
 - Generate & Compile & program it to display gray-scale incoming video



Schedule

- Week 8 : Video Display
- Week 9 : Video Capture (5/2)
- Week 10-11: Term Project Proposal (Due: 5/23)
- Week 11 : Exam (5/16)
- Week 12-15 : Term Project
- Week 15 : Term Project Final Report, Demo Video Authoring, Presentation



Term Project - Week 12-15

- Design anything with video or audio on DE1-SoC board
 - JukeBox, Digital Camera, Digital Picture Frame, Surveillance Camera (Object Extraction), Rear View Warning System, Around-View Monitoring, Oscilloscope, Motor Control with PWM, etc
- You may use other IP cores in Library in Qsys
- Additional IP cores for surveillance camera will be given upon request
 - But, you should first read the following paper
 - S. Kim, et. Al., "Multi-Object Tracking Coprocessor for Multi-Channel Embedded DVR Systems," IEEE Trans Consumer Electronics, Vol. 58, No. 4, Nov. 2012.
- Team
 - Equal to or less than 3 students
 - Each student should define his or her role in the team, and report about the role in the final report

Term Project - Week 12-15

- Evaluation
 - Proposal : 30%
 - Demonstration : 30% (Youtube Video Upload)
 - Report: 40% (team 20%, contribution of each student 20%)
 - Bonus : max 30%
 - Successfully used other IP cores which were not used in the class
 - Successfully designed an Hardware IP with Avalon ST or MM interfaces, and included in your embedded system



Exercise 3: Gray Scale Conversion of Incoming Video

- By using the system KAU_Computer_8BGraylO, verify the captured video frames are displayed in gray scale on your LCD monitor
- Is there any difference in the amount of memory used for frame buffers compared with that of 16-bit RGB color system?
- How can you interpret the difference in terms of performance, resources, etc?



Exercise 4: VCA Basics - Frame Difference

- Define Three Frame Buffers, FB[0], FB[1], and FB[2], in SRAM or SDRAM in QVGA size (320x240)
 - Gray scale used for video pixels
- Implement the Frame Difference function in software

$$f_d(x,y) = \begin{cases} 1, & \text{if } |f_b(x,y) - f_c(x,y)| > th \\ 0, & \text{otherwise} \end{cases}$$

- Disable all the DMAs in the KAU_Computer
- Draw certain patterns for FB[0] and FB[1]
- Measure the elapsed time for frame differencing of two video frames
 - Frame Difference (FB[0], FB[1]) → FB[2]
 - Check if the difference frame is correct
- Can this software function be used for the video analytics pipeline handling full video frame rate in Exercise 2?



Exercise 4: VCA Basics - Frame Difference

- Repeat the Frame Difference in software for incoming video frames
 - Enable all the DMAs in the KAU_Computer
 - The Video DMA should store incoming video frames to FB[0] or FB[1] alternately
 - You may switch the displayed video channel between the incoming video frame and the difference frame
 - By changing the buffer of the Pixel DMA Controller
 - Measure the elapsed time for frame differencing of two video frames
 - Frame Difference (FB[0], FB[1]) → FB[2]
 - Check if the difference frame is correct (You can do this by switching the display channel to the difference frame buffer)
 - Again, can this software function be used for the video analytics pipeline handling full video frame rate in Exercise 2?



Exercise 5: Idea for Hardware/Software Co-Design

- In Exercise 4, is there any idea to enhance the performance, i.e. frame differencing throughput?
 - You may inspect the DMAs and the tasks in the pipeline for enhancement





