

임베디드시스템설계및실습

실습 5

VGA Programming on KAU Computer System
(VGAProg01)

Ref: Video IP Cores for Altera DE-Series Boards

Contents

- VGA_Subsystem in KAU_Computer
- An Image Frame
- VGA pixel DMA (Pixel Buffer DMA)
- Exercise 1 : LCD Dead Pixel Test
- Exercise 2 : Displaying Checker-board pattern
- Exercise 3 : Line-Drawing
- Homework 4

VGA_Subsystem in KAU_Computer

- Display Control in KAU_Computer
 - To control VGA DAC and the images on a screen
 - VGA Controller
 - VGA Pixel Buffer




Figure 1. Portion of the DE-series Media Computer used in this exercise

KAU_Computer

Qsys - KAU_Computer.qsys (C:\waltera\141\ESys\KAU_Computer\Verilog\KAU_Computer.qsys)

File Edit System Generate View Tools Help

System Contents Address Map Interconnect Requirements

System: KAU_Computer Path: VGA.Subsystem

Use	Name	Description	Export	Clock	Base	End	I/O	Tags	Opcode Name
<input checked="" type="checkbox"/>	System_PLL	System and SDRAM Clocks for ...	exported		0x000_0000	0x000_07ff			
<input checked="" type="checkbox"/>	Nios2	Nios II (Classic) Processor			0x0000_0000	0x03ff_ffff			
<input checked="" type="checkbox"/>	SDRAM	SDRAM Controller			multiple	multiple			
<input checked="" type="checkbox"/>	Onchip_SRAM	On-Chip Memory (RAM or ROM)			0x7120_0000	0x7120_000f			
<input checked="" type="checkbox"/>	LEDs	PIO (Parallel I/O)			0x7120_0020	0x7120_002f			
<input checked="" type="checkbox"/>	HEX3_HEX0	PIO (Parallel I/O)			0x7120_0030	0x7120_003f			
<input checked="" type="checkbox"/>	HEX5_HEX4	PIO (Parallel I/O)			0x7120_0040	0x7120_004f			
<input checked="" type="checkbox"/>	Slider_Switches	PIO (Parallel I/O)			0x7120_0050	0x7120_005f			
<input checked="" type="checkbox"/>	Pushbuttons	PIO (Parallel I/O)			0x7120_0060	0x7120_006f			
<input checked="" type="checkbox"/>	Expansion_JP1	PIO (Parallel I/O)			0x7120_0070	0x7120_007f			
<input checked="" type="checkbox"/>	Expansion_JP2	PIO (Parallel I/O)			0x7120_0100	0x7120_010f			
<input checked="" type="checkbox"/>	PS2_Port	PS2 Controller			0x7120_0100	0x7120_010f			
<input checked="" type="checkbox"/>	PS2_Port_Dual	PS2 Controller			0x7120_0100	0x7120_010f			
<input checked="" type="checkbox"/>	JTAG_UART	JTAG UART			0x7120_1000	0x7120_100f			
<input checked="" type="checkbox"/>	IrDA	IrDA UART			0x7120_1020	0x7120_102f			
<input checked="" type="checkbox"/>	Interval_Timer	Interval Timer			0x7120_2000	0x7120_201f			
<input checked="" type="checkbox"/>	SysID	System ID Peripheral			0x7120_2020	0x7120_202f			
<input checked="" type="checkbox"/>	AV_Config	Audio and Video Config			0x7120_3000	0x7120_300f			
<input checked="" type="checkbox"/>	ADC	DE1-SoC ADC Controller			0x7120_4000	0x7120_401f			
<input checked="" type="checkbox"/>	VGA.Subsystem	VGA.Subsystem	multiple		multiple	multiple			
<input checked="" type="checkbox"/>	Audio.Subsystem	Audio.Subsystem	multiple		0x7120_3040	0x7120_304f			
<input checked="" type="checkbox"/>	Video_In.Subsystem	Video_In.Subsystem	multiple		multiple	multiple			

Current filter: All Interfaces

Messages

Type	Path	Message
Warning	KAU_Computer.Nios2	Nios II Classic cores are now superseded by improved Gen 2 cores.
Info	KAU_Computer.SysID	System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info	KAU_Computer.SysID	Time stamp will be automatically updated when this component is generated.
Info	KAU_Computer.VGA.Subsystem.VGA_Char_Buffer	Character Resolution: 80 x 60
Info	KAU_Computer.VGA.Subsystem.VGA_Controller	Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane

0 Errors, 1 Warning

Generate HDL... Finish

VGA_Subsystem in KAU_Computer

Qsys - VGA_Subsystem.qsys* (C:\altera\14.1\WESystem\KAU_Computer\Wenlog\VGA_Subsystem.qsys)

File Edit System Generate View Tools Help

System Contents Address Map Interconnect Requirements

System: KAU_Computer.VGA_Subsystem Path: VGA_Pixel_DMA

Use	Name	Description	Export	Clock	Base	End	IRQ	Tags	Opcode Name
<input checked="" type="checkbox"/>	Sys_Clk	Clock Source		exported					
<input checked="" type="checkbox"/>	VGA_PLL	Video Clocks for DE-series Boar...		exported					
<input checked="" type="checkbox"/>	VGA_Pixel_DMA	Pixel Buffer DMA Controller		Sys_Clk					
<input checked="" type="checkbox"/>	VGA_Pixel_FIFO	Dual-Clock FIFO		multiple					
<input checked="" type="checkbox"/>	VGA_Pixel_RGB_Resampler	RGB Resampler		Sys_Clk					
<input checked="" type="checkbox"/>	VGA_Pixel_Scaler	Scaler		Sys_Clk					
<input checked="" type="checkbox"/>	VGA_Char_Buffer	Character Buffer for VGA Display		Sys_Clk	multiple	multiple			
<input checked="" type="checkbox"/>	VGA_Alpha_Blender	Alpha Blender		Sys_Clk					
<input checked="" type="checkbox"/>	VGA_Dual_Clock_FIFO	Dual-Clock FIFO		multiple					
<input checked="" type="checkbox"/>	VGA_Controller	VGA Controller		VGA_PL...					

Current filter: All Interfaces

Messages

Type	Path	Message
Warning	VGA_Subsystem.Sys_Clk	The input clock frequency must be known or set by the parent if this is a subsystem.
Info	VGA_Subsystem.VGA_Char_Buffer	Character Resolution: 80 x 60
Info	VGA_Subsystem.VGA_Controller	Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info	VGA_Subsystem.VGA_Pixel_RGB_Resampler	RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info	VGA_Subsystem.VGA_Pixel_Scaler	Change in Resolution: 320 x 240 -> 640 x 480

0 Errors, 1 Warning

Generate HDL... Finish

VGA_Subsystem in KAU_Computer

The screenshot displays the Qsys software interface for a project named 'VGA_Subsystem.qsys'. The main window shows a table of components and their connections, organized into columns: Use, Connections, Name, Description, Export, Clock, Base, End, IRQ, Tags, and Opcode Name.

Use	Connections	Name	Description	Export	Clock	Base	End	IRQ	Tags	Opcode Name
<input checked="" type="checkbox"/>		Sys_Clk	Clock Source		exported					
<input checked="" type="checkbox"/>		VGA_PLL	Video Clocks for DE-series Boar...		exported					
<input checked="" type="checkbox"/>		VGA_Pixel_DMA	Pixel Buffer DMA Controller							
<input checked="" type="checkbox"/>		clk	Clock Input	Double-click to	Sys_Clk					
<input checked="" type="checkbox"/>		reset	Reset Input	Double-click to	[clk]					
<input checked="" type="checkbox"/>		avalon_pixel_dma_master	Avalon Memory Mapped Master	Double-click to	pixel_dma_master					
<input checked="" type="checkbox"/>		avalon_control_slave	Avalon Memory Mapped Slave	Double-click to	pixel_dma_control...					
<input checked="" type="checkbox"/>		avalon_pixel_source	Avalon Streaming Source	Double-click to	[clk]					
<input checked="" type="checkbox"/>		VGA_Pixel_FIFO	Dual-Clock FIFO		multiple					
<input checked="" type="checkbox"/>		VGA_Pixel_RGB_Resampler	RGB Resampler							
<input checked="" type="checkbox"/>		clk	Clock Input	Double-click to	Sys_Clk					
<input checked="" type="checkbox"/>		reset	Reset Input	Double-click to	[clk]					
<input checked="" type="checkbox"/>		avalon_rgb_sink	Avalon Streaming Sink	Double-click to	[clk]					
<input checked="" type="checkbox"/>		avalon_rgb_source	Avalon Streaming Source	Double-click to	[clk]					
<input checked="" type="checkbox"/>		VGA_Pixel_Scaler	Scaler							
<input checked="" type="checkbox"/>		clk	Clock Input	Double-click to	Sys_Clk					
<input checked="" type="checkbox"/>		reset	Reset Input	Double-click to	[clk]					
<input checked="" type="checkbox"/>		avalon_scaler_sink	Avalon Streaming Sink	Double-click to	[clk]					
<input checked="" type="checkbox"/>		avalon_scaler_source	Avalon Streaming Source	Double-click to	[clk]					
<input checked="" type="checkbox"/>		VGA_Char_Buffer	Character Buffer for VGA Display							
<input checked="" type="checkbox"/>		clk	Clock Input	Double-click to	Sys_Clk					
<input checked="" type="checkbox"/>		reset	Reset Input	Double-click to	[clk]					
<input checked="" type="checkbox"/>		avalon_char_control_slave	Avalon Memory Mapped Slave	Double-click to	char_buffer_control...					
<input checked="" type="checkbox"/>		avalon_char_buffer_slave	Avalon Memory Mapped Slave	Double-click to	char_buffer_slave					
<input checked="" type="checkbox"/>		avalon_char_source	Avalon Streaming Source	Double-click to	[clk]					
<input checked="" type="checkbox"/>		VGA_Alpha_Blender	Alpha Blender							
<input checked="" type="checkbox"/>		clk	Clock Input	Double-click to	Sys_Clk					
<input checked="" type="checkbox"/>		reset	Reset Input	Double-click to	[clk]					
<input checked="" type="checkbox"/>		avalon_foreground_sink	Avalon Streaming Sink	Double-click to	[clk]					
<input checked="" type="checkbox"/>		avalon_background_sink	Avalon Streaming Sink	Double-click to	[clk]					
<input checked="" type="checkbox"/>		avalon_blended_source	Avalon Streaming Source	Double-click to	[clk]					
<input checked="" type="checkbox"/>		VGA_Dual_Clock_FIFO	Dual-Clock FIFO		multiple					
<input checked="" type="checkbox"/>		VGA_Controller	VGA Controller							
<input checked="" type="checkbox"/>		clk	Clock Input	Double-click to	VGA_PL...					
<input checked="" type="checkbox"/>		reset	Reset Input	Double-click to	[clk]					
<input checked="" type="checkbox"/>		avalon_vga_sink	Avalon Streaming Sink	Double-click to	[clk]					
<input checked="" type="checkbox"/>		external_interface	Conduit	Double-click to	vga					

The bottom status bar shows '0 Errors, 1 Warning' and buttons for 'Generate HDL...' and 'Finish'.

An Image Frame - 16bit RGB

- An image frame
 - Stored in memory
 - 16-bit RGB
 - Address of pixels
 - X-Y addressing mode
 - (BaseAddr)+(pixel offset)
 - Continuous mode
 - $(\text{BaseAddr}) + (W * y + x) * 2$






Figure 2. Pixel array.



(a) Pixel color



(b) Pixel (x,y) offset

Figure 3. Pixel color and offset.


An Image Frame - 8/24/32 bit RGB

- For other color pixel representation, refer to section 3.1 and 3.2 of *Video IP Cores for Altera DE-Series Boards*


VGA pixel DMA (Pixel Buffer DMA)

● VGA pixel (buffer) DMA

- An interface between the VGA controller and the memory where the image frames are stored
- Memory-mapped registers for accessing the VGA pixel buffer control



VGA pixel DMA (Pixel Buffer DMA)



VGA pixel DMA (Pixel Buffer DMA)

● Software Programming Model

Table 4. Pixel Buffer register map

Offset in bytes	Register Name	R/W	Bit Description							
			31...24	23...16	15...8	7...4	3	2	1	0
0	Buffer	R	Buffer's start address							
4	BackBuffer	R/W	Back buffer's start address							
8	Resolution	R	Y			X				
12	Status	R	m	n	(l)	B	(l)	A	S	

- *Buffer* : 32-bit address of the start of the frame buffer
- *BackBuffer* : the start address of the frame buffer to be changed
 - Write the desired frame's start address into the *BackBuffer* register
 - Second write operation on the *Buffer* register
 - A request to swap the contents of the *Buffer* and the *BackBuffer* registers
- *Resolution* : the resolution of the image frame (or the screen)

VGA pixel DMA (Pixel Buffer DMA)

Table 5. Status register bits

Bit number	Bit name	R/W	Description
31 - 24	m	R	Width of Y coordinate address
23 - 16	n	R	Width of X coordinate address
7 - 4	B	R	number of bytes of color: 1 (greyscale, 8-bit color), 2 (9-bit and 16-bit color), 3 (24-bit color) or 4 (30-bit and 32-bit color)
1	A	R	Addressing mode: 0 (X,Y), or 1 (consecutive)
0	S	R	Swap: 0 when swap is done, else 1


- The Pixel Buffer's Device Drivers for the Nios II Processor
 - Refer to *Video IP Cores for Altera DE-Series Boards*

Exercise 1 : LCD Dead Pixel Test

- This is a simple test designed to make it easier to detect LCD "dead pixels" (pixels that are either **stuck-ON** or **stuck-OFF**) by displaying a series of solid background color pages for contrast.
- Design a function which fill a rectangle with a given 16-bit RGB data
 - *void FillPattern16(alt_u16 *pFB, alt_u16 sx, alt_u16 sy, alt_u16 w, alt_u16 h, alt_u16 data, int addr_mode);*
- LCD Display Test
 - Check if there is any dead pixels on your LCD display
 - Prepare image frames of which pixels are all in R, G, B, White, or Black
 - Write a program to display the images prepared repeatedly with the following transition order R→G→B→White→Black
 - Can you find any dead pixels?

Exercise 2 : Displaying Checker-board pattern

- Draw a checkerboard pattern on the VGA display
 - Write a pattern to the memory buffer
 - Configure the Pixel Buffer DMA to access the memory buffer
- Animation
 - Write three different checkerboard patterns to three separate memory buffers (different sizes or colors at your own)
 - Change the patterns with arbitrary order and interval




Exercise 3 : Line-Drawing

● Drawing a line on a screen

- Coloring pixels between two points (x_1, y_1) and (x_2, y_2) such that they resemble a line as closely as possible
- Drawing a line between points $(1,1)$ and $(12,5)$

● An algorithm

- $\text{slope} = (y_2 - y_1) / (x_2 - x_1)$
- Move along the x-axis and compute y-coordinate
 - $y = \text{slope} * (x - x_1) + y_1$
 - moving along the x axis has a drawback when a line is steep
- Bresenham's algorithm
 - alter the algorithm to move along the y axis when a line is steep



Exercise 3 : Line-Drawing

- Bresenham's algorithm
- Write a C-language program that implements the line algorithm
- Download the program into the KAU_Computer
- Connect a 15-pin VGA cable to the VGA connector on the board and the LCD monitor
- Run your program

```

1  draw_line(x0, x1, y0, y1)
2
3      boolean is_steep = abs(y1 - y0) > abs(x1 - x0)
4      if is_steep then
5          swap(x0, y0)
6          swap(x1, y1)
7      if x0 > x1 then
8          swap(x0, x1)
9          swap(y0, y1)
10
11     int deltax = x1 - x0
12     int deltay = abs(y1 - y0)
13     int error = -(deltax / 2)
14     int y = y0
15     if y0 < y1 then y_step = 1 else y_step = -1
16
17     for x from x0 to x1
18         if is_steep then draw_pixel(y,x) else draw_pixel(x,y)
19         error = error + deltay
20         if error >= 0 then
21             y = y + y_step
22             error = error - deltax

```


Homework 4, Due 5/2

- Inspect the IP modules from the Pixel Buffer DMA to the VGA controller in VGA_Subsystem of KAU_Computer
 - Read the data sheet for the IP modules
 - Dual-Clock FIFO
 - RGB Resampler
 - Scaler
 - Character buffer for VGA display
 - Alpha Blender
 - Summarizes the functions of each modules briefly (2 pages in A4)
- Modify the VGA_Subsystem such that it can handle 8-bit gray-scale image frame
 - Name the system as KAU_Computer_8BGray
 - Generate & Compile & program it to display checker board pattern

끝