DATE: March 27, 2019	DURATION: 1 HOUR
SOLUTIONS	
NAME:	
REGISTRATION NUMBER:	
STUDENT NUMBER:	
PROGRAMME (BSc.CMP I, II, E.T.C.):	
SIGNATURE:	
SOLUTIONS	
1 C	
2 A	
3 C	
4 B	
5 B	
6 A	
7 A	
8 C	
9 D	

CMP1202: ELECTRONICS II

CAT#1

10 **A**

CMP1202: ELECTRONICS II

CAT#1

DATE: March 27, 2019 DURATION: 1 HOUR

Instructions: This paper consists of objective type questions. Write down the correct options for each question on the answer sheet provided. Write clearly. Marks will be deducted for poorly presented work.

Constants: Thermal voltage $V_T = 25 \text{ mV}$,

$$V_{BE} = 0.7 V$$

$$V_{CEsat} = 0.2 V$$

- 1) The following are properties of an ideal operational amplifier except:
- A) Infinite input impedance

B) Infinite bandwidth

C) Infinite closed loop gain

- D) Zero output impedance
- 2) The purpose of frequency compensation in operational amplifier circuits is to ensure that they:
- A) Are stable

B) Oscillate

C) Have an infinite bandwidth

D) Do not need input bias currents

Refer to Figure 1 for questions 3 - 5.




Figure 1

- 3) Using the circuit of Figure 1 and assuming an ideal operational amplifier, design an inverting amplifier with a voltage gain of 16.99 dB under the constraint of having to use resistors no larger than $10~\mathrm{M}\Omega$.
- A) $R_1 = 100 \text{ k}\Omega$, $R_2 = 5 \text{ M}\Omega$

B) $R_1 = 1 \text{ k}\Omega$, $R_2 = 7 \text{ M}\Omega$

C) $R_1 = 1.4 \text{ M}\Omega$, $R_2 = 10 \text{ M}\Omega$

- D) $R_1 = 200 \text{ k}\Omega$, $R_2 = 10 \text{ M}\Omega$
- 4) What is the input resistance of your amplifier design in question 3?
- A) $10 \text{ M}\Omega$

B) $1.4 \text{ M}\Omega$

C) $200 \text{ k}\Omega$

- D) 0
- 5) The circuit in Figure 1 can be converted into a miller integrator by replacing an element(s) as follows:

A) R_1 with a capacitor B) R₂ with a capacitor C) R_1 and R_2 with capacitors D) R₂ with an inductor 6) A weighted summer circuit using an ideal operational amplifier has three inputs using 100 $k\Omega$ resistors and a feedback resistor of 50 k Ω . A signal v_1 is connected to two of the inputs while a signal v_2 is connected to the third. If $v_1 = 3$ V and $v_2 = -3$ V, what is v_0 ? A) - 1.5 V B) - 4.5 V C) - 6 VD) 1.5 V 7) One of the following statements is **TRUE**. A) In the saturation region β for a B) The transconductance of a BJT is transistor drops drastically. explicitly determined by the dimensions of the device C) A CE amplifier can only give unit D) none voltage and current gains Refer to figure 2 for questions 8 - 10. Figure 2 shows a common emitter amplifier with d.c. collector current $I_c = 0.2$ mA, $\beta = 100$, $R_c = 47$ k Ω , $R_s = 100$ k Ω and a large early voltage V_A . Assume that the bypass capacitor C_E has a large value and therefore at signal frequencies of interest it presents a very small impedance. 8) Obtain the voltage gain Av = Vo/Vs. A) 376 V/V B) 32 V/V C) -41.8 V/VD) - 46.4 V/V 9) Find the new voltage gain when the output of the amplifier is connected to a load resistor of 10 k Ω . (i.e. load resistor connected to collector) A) -6.6 V/VB) - 42 V/V C) -8.14 V/VD) -7.33 V/V

B) $8.25 \text{ k}\Omega$

10) The output resistance of the amplifier is:

A) $47 \text{ k}\Omega$




Figure 2

The End