

1.

Truth tables:

a1	a0	b1	b0	c0	c1	s1	s0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	0	1	1	0	1	0
0	0	1	0	0	0	1	0
0	0	1	0	1	0	1	1
0	0	1	1	0	0	0	0
0	0	1	1	1	0	0	1
0	1	0	0	0	1	1	0
0	1	0	0	1	1	1	1
0	1	0	1	0	1	0	0
0	1	0	1	1	1	0	1
0	1	1	0	0	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	0	0	1	0
0	1	1	1	1	0	1	1
1	0	0	0	0	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	0	0	0	0
1	0	0	1	1	0	0	1
1	0	1	0	0	1	0	0
1	0	1	0	1	1	0	1
1	0	1	1	0	1	1	0
1	0	1	1	1	1	1	1

Since we want to build a circuit using NOR gates, we solve the K-map using maxterms


b1b0

a1a0	00	01	11	10
00	0	1	1	0
01	1	0	0	1
11	1	0	0	1
10	0	1	1	0

c0 = 0


$$\begin{aligned} \rightarrow S_0 &= \bar{a}_0 \bar{b}_0 \bar{c}_0 + a_0 b_0 \bar{c}_0 + a_0 \bar{b}_0 c_0 + \bar{a}_0 b_0 c_0 \\ \rightarrow S_0 &= (a_0 + b_0 + c_0) \cdot (\bar{a}_0 + \bar{b}_0 + \bar{c}_0) \cdot (\bar{a}_0 + b_0 + \bar{c}_0) \end{aligned}$$

we know:



delays:  $T_{\text{AND}} = \begin{cases} 4 \text{ input nms: } 5 \times 4 = 20 \text{ ns} \\ 3 \text{ input nms: } 3 \times 3 = 9 \text{ ns} \\ \text{Logic } 1 \rightarrow 2 \end{cases}$

$T_{\text{NOR}} = \begin{cases} 4 \text{ input nms: } 4 \times 3 = 12 \text{ ns} \\ 3 \text{ input nms: } (1+1) \times 5 + 3 = 15 \text{ ns} \\ 2 \text{ input nms: } (4+0) \times 7 = 28 \text{ ns} \end{cases} \rightarrow 10 + 20 = 30 \text{ ns}$



b1b0

a1a0	00	01	11	10
00	0	1	1	0
01	1	0	0	1
11	1	0	0	1
10	0	1	1	0


c0 = 1

$$\begin{aligned} \rightarrow S_1 &= \bar{c}_0 a_1 \bar{a}_0 b_1 + \bar{c}_0 \bar{a}_1 \bar{a}_0 b_0 + \bar{c}_0 a_1 b_1 \bar{b}_0 + \bar{c}_0 \bar{a}_1 b_1 \bar{b}_0 + \bar{c}_0 b_1 \bar{b}_0 a_1 + \bar{c}_0 \bar{a}_1 b_1 \bar{b}_0 + a_1 \bar{a}_0 \bar{b}_1 \bar{b}_0 + a_1 \bar{a}_0 b_1 \bar{b}_0 + c_0 \bar{a}_1 \bar{b}_1 \bar{b}_0 + c_0 \bar{a}_1 b_1 \bar{b}_0 + c_0 a_1 \bar{b}_1 \bar{b}_0 + c_0 a_1 b_1 \bar{b}_0 \\ \rightarrow S_1 &= (c_0 + a_1 + a_0 + b_1) \cdot (c_0 + a_1 + a_0 + b_0) \cdot (c_0 + a_1 + b_1 + b_0) \cdot (a_1 + \bar{a}_0 + \bar{b}_1 + \bar{b}_0) \cdot (c_0 + \bar{b}_1 + b_0 + \bar{a}_1) \cdot (c_0 + \bar{a}_1 + \bar{b}_1 + b_0) \cdot (a_1 + a_0 + \bar{b}_1 + b_0) \cdot (\bar{a}_1 + a_0 + \bar{b}_1 + b_0) \end{aligned}$$

b1b0


a1a0	00	01	11	10
00	0	1	1	0
01	1	0	0	1
11	1	0	0	1
10	0	1	1	0

c0 = 1




$T_{\text{AND}} = 10 \text{ ns}$

$T_{\text{NOR}} = \begin{cases} 12 \text{ input nms: } 12 \times 5 = 60 \text{ ns} \\ 4 \text{ input nms: } 4 \times 7 = 28 \text{ ns} \end{cases} \rightarrow 21 + 60 = 81 \text{ ns}$







$$y = a\bar{b} + c\bar{a}\bar{b} + c\bar{a}b + c\bar{a}\bar{b} + a\bar{b} + c\bar{b} + \bar{a}b + \bar{a}b$$

$$y = (a\bar{b}), (c\bar{a}\bar{b}), (c\bar{a}b), (c\bar{a}\bar{b}), (a\bar{b}), (c\bar{b}), (\bar{a}b), (\bar{a}b)$$



$$T_{p1} = \begin{cases} \text{last nor gate: } 7 \times 5 = 35 \text{ ns} \\ \text{3-input nor: } 2 \times 7 = 14 \text{ ns} \\ \text{p.mos } T_{p1} \end{cases} \rightarrow 35 + 14 = 49 \text{ ns}$$

$$T_{p0} = \begin{cases} \text{last nor gate: } 7 \times 7 = 49 \text{ ns} \\ \text{3-input nor (T=0): } 21 \text{ ns} \\ \text{3-input nor (T=9): } 9 \times 3 = 27 \text{ ns} \end{cases} \rightarrow 21 + 49 = 70 \text{ ns}$$



• longest nor occurs in circuit used for calculating st because we used 2-input nor in it.

• worst case delay: transition

$$\begin{aligned} c0=1 \rightarrow c0=0 \\ a1=1 \rightarrow a1=0 \\ a0=0 \rightarrow a0=0 \\ b1=1 \rightarrow b1=0 \\ b0=0 \rightarrow b0=1 \end{aligned}$$

$$\begin{aligned} \#pmos(3,6,7) \\ \#nmos(3,4,5) \\ \rightarrow 7 \times 12 = 84 \\ 4 \times 5 = 20 \end{aligned}$$

worst delay:  $84 + 20 = 104 \text{ ns}$

```
1 | timescale 1ns/1ns
2 |
3 | module mynor2inp(input a , b , output w);
4 |     supply1 vdd;
5 |     supply0 gnd;
6 |     wire y;
7 |     nmos #(3, 4, 5) t1(w, gnd, a) , t2(w, gnd, b);
8 |     pmos #(5, 6, 7) t3(w, y, b) , t4(y, vdd, a);
9 | endmodule
```

2-input nor

```

1 |`timescale 1ns/1ns
2
3 |module mynor3inp(input a , b , c , output w);
4 |    supply1 vdd;
5 |    supply0 gnd;
6 |    wire y0 , y1;
7 |    nmos #(3, 4, 5) t1(w, gnd, a) , t2(w, gnd, b) , t3(w, gnd, c);
8 |    pmos #(5, 6, 7) t4(w, y0, c) , t5(y0, y1, b) , t6(y1, vdd, a);
9 |endmodule
10

```

3-input nor

```

1 |`timescale 1ns/1ns
2
3 |module mynor4inp(input a , b , c , d , output w);
4 |    supply1 vdd;
5 |    supply0 gnd;
6 |    wire y0 , y1 , y2;
7 |    nmos #(3, 4, 5) t1(w, gnd, a) , t2(w, gnd, b) , t3(w, gnd, c) , t4(w, gnd, d);
8 |    pmos #(5, 6, 7) t5(w, y0, d) , t6(y0, y1, c) , t7(y1, y2, b) , t8(y2, vdd, a);
9 |endmodule
10

```

4-input nor

```

1 |`timescale 1ns/1ns
2
3 |module mynor7inp(input a , b , c , d , e , f , g , output w);
4 |    supply1 vdd;
5 |    supply0 gnd;
6 |    wire y0 , y1 , y2 , y3 , y4 , y5;
7 |    nmos #(3, 4, 5) t1(w, gnd, a) , t2(w, gnd, b) , t3(w, gnd, c) , t4(w, gnd, d) ,
8 |    t5(w, gnd, e) , t6(w, gnd, f) , t7(w, gnd, g);
9 |    pmos #(5, 6, 7) t8(w, y0, g) , t9(y0, y1, f) , t10(y1, y2, e) , t11(y2, y3, d) ,
10 |    t12(y3, y4, c) , t13(y4, y5, b) , t14(y5, vdd, a);
11 |endmodule
12

```

7-input nor

```

1 |`timescale 1ns/1ns
2
3 |module mynor12inp(input a , b , c , d , e , f , g , h , i , j , k , l , output w);
4 |    supply1 vdd;
5 |    supply0 gnd;
6 |    wire y0 , y1 , y2 , y3 , y4 , y5 , y6 , y7 , y8 , y9 , y10;
7 |    nmos #(3, 4, 5) t1(w, gnd, a) , t2(w, gnd, b) , t3(w, gnd, c) , t4(w, gnd, d) , t5(w, gnd, e) , t6(w, gnd, f);
8 |    nmos #(3, 4, 5) t7(w, gnd, g) , t8(w, gnd, h) , t9(w, gnd, i) , t10(w, gnd, j) , t11(w, gnd, k) , t12(w, gnd, l);
9 |    pmos #(5, 6, 7) t13(w, y0, l) , t14(y0, y1, k) , t15(y1, y2, j) , t16(y2, y3, i) , t17(y3, y4, h) , t18(y4, y5, g);
10 |    pmos #(5, 6, 7) t19(y5, y6, f) , t20(y6, y7, e) , t21(y7, y8, d) , t22(y8, y9, c) , t23(y9, y10, b) , t24(y10, vdd, a);
11 |endmodule
12

```

12-input nor

```

1  `timescale 1ns/1ns
2
3  module nor_cscalc(input a1 , a0 , b1 , b0 , c0 , output c1 , s1 , s0);
4      nor_s0 o0(a1 , a0 , b1 , b0 , c0 , s0);
5      nor_c1 o1(a1 , a0 , b1 , b0 , c0 , c1);
6      nor_s1 o2(a1 , a0 , b1 , b0 , c0 , s1);
7  endmodule
8

```

```

1  `timescale 1ns/1ns
2
3  module nor_c1(input a1 , a0 , b1 , b0 , c0 , output c1);
4      wire o0 , o1 , o2 , o3 , o4 , o5 , o6;
5      mynor2inp n0(a1 , b1 , o0);
6      mynor3inp n1(a1 , a0 , c0 , o1) , n2(c0 , a1 , b0 , o2) , n3(a1 , a0 , b0 , o3) ,
7      | n4(b1 , b0 , c0 , o4) , n5(a0 , b1 , b0 , o5) , n6(a1 , b0 , c0 , o6);
8      mynor7inp n7(o0 , o1 , o2 , o3 , o4 , o5 , o6 , c1);
9  endmodule
10

```

```

1  `timescale 1ns/1ns
2
3  module nor_s0(input a1 , a0 , b1 , b0 , c0 , output s0);
4      wire o0 , o1 , o2 , o3;
5      mynor3inp n0(a0 , b0 , c0 , o0) , n1(~a0 , ~b0 , c0 , o1) , n2(~a0 , b0 , ~c0 , o2) , n3(a0 , ~b0 , ~c0 , o3);
6      mynor4inp n4(o0 , o1 , o2 , o3 , s0);
7  endmodule
8

```

```

1  `timescale 1ns/1ns
2
3  module nor_s1(input a1 , a0 , b1 , b0 , c0 , output s1);
4      wire o0 , o1 , o2 , o3 , o4 , o5 , o6 , o7 , o8 , o9 , o10 , o11;
5      mynor4inp n0(c0 , a1 , a0 , b1 , o0) , n1(c0 , a1 , a0 , b0 , o1) , n2(a1 , a0 , b1 , b0 , o2) ,
6      n3(a1 , ~a0 , ~b1 , ~b0 , o3) , n4(c0 , ~b1 , ~b0 , ~a0 , o4) , n5(c0 , ~a1 , ~b1 , b0 , o5);
7      mynor4inp n6(~a1 , a0 , ~b1 , b0 , o6) , n7(~a0 , ~a1 , b1 , ~b0 , o7) ,
8      | n8(~c0 , a1 , ~b1 , ~b0 , o8) , n9(~c0 , a1 , ~a0 , ~b1 , o9) , n10(~c0 , ~a1 , b1 , ~b0 , o10) , n11(~c0 , ~a1 , ~a0 , b1 , o11);
9      mynor12inp n12(o0 , o1 , o2 , o3 , o4 , o5 , o6 , o7 , o8 , o9 , o10 , o11 , s1);
10 endmodule
11


```

```

1 | `timescale 1ns/1ns
2 |
3 | module tst1();
4 |     reg aal , aa0 , bbl , bb0 , cc0;
5 |     wire ccl , ssl , ss0;
6 |     nor_cscal UUT(aal , aa0 , bbl , bb0 , cc0 , ccl , ssl , ss0);
7 |     initial begin
8 |         aal = 1'b1; aa0 = 1'b1;
9 |         bbl = 1'b1; bb0 = 1'b0;
10 |        cc0 = 1'b1;
11 |        #400
12 |        aal = 1'b1; aa0 = 1'b0;
13 |        bbl = 1'b0; bb0 = 1'b0;
14 |        cc0 = 1'b0;
15 |        #400
16 |        aal = 1'b1; aa0 = 1'b0;
17 |        bbl = 1'b1; bb0 = 1'b0;
18 |        cc0 = 1'b1;
19 |        #400
20 |        aal = 1'b0; aa0 = 1'b0;
21 |        bbl = 1'b0; bb0 = 1'b1;
22 |        cc0 = 1'b0;
23 |        #400 $stop;
24 |     end
25 | endmodule
26 |

```

Test bench



2.

2. assign statement: worst case delay; 104 ns

```

1 | `timescale 1ns/1ns
2 |
3 | module sc_ass(input a1 , a0 , b1 , b0 , c0 , output c1 , s1 , s0);
4 |     reg [1:0] A, B;
5 |     reg C;
6 |     assign A = {a1 , a0};
7 |     assign B = {b1 , b0};
8 |     assign C = {c0};
9 |     assign #104 {c1 , s1 , s0} = A + B + C;
10 | endmodule
11 |


```

```


1  `timescale 1ns/1ns
2
3  module tst2();
4      reg aal , aa0 , bbl , bb0 , cc0;
5      wire ccl , ssl , ss0;
6      sc_ass UUT(aal , aa0 , bbl , bb0 , cc0 , ccl , ssl , ss0);
7      initial begin
8          aal = 1'b1; aa0 = 1'b1;
9          bbl = 1'b1; bb0 = 1'b0;
10         cc0 = 1'b1;
11         #400
12         aal = 1'b1; aa0 = 1'b0;
13         bbl = 1'b0; bb0 = 1'b0;
14         cc0 = 1'b0;
15         #400
16         aal = 1'b1; aa0 = 1'b0;
17         bbl = 1'b1; bb0 = 1'b0;
18         cc0 = 1'b1;
19         #400
20         aal = 1'b0; aa0 = 1'b0;
21         bbl = 1'b0; bb0 = 1'b1;
22         cc0 = 1'b0;
23         #400 $stop;
24     end
25 endmodule
26

```

Testbench




3.






now we must build XOR, AND and OR with MUX:


1. XOR:




2. OR:




3. AND:



4. 32 calculator:



all a0 b1 b0 c0



```

1 | `timescale 1ns/1ns
2
3 | module xor_mux(input a , b , c, output w);
4 |     wire y0 , y1;
5 |     mymux m0(c, ~c, b, y0) , m1(~c, c, b, y1) , m2(y0, y1, a, w);
6 | endmodule
7

```

Xor

```

1 | `timescale 1ns/1ns
2
3 | module or_mux(input a, b, c, output w);
4 |     wire y0;
5 |     mymux m0(c, 1'b1, b, y0) , m1(y0, 1'b1, a, w);
6 | endmodule
7

```

Or

```

1 | `timescale 1ns/1ns
2
3 | module mymux(input a , b , s , output w);
4 |     nmos #(3 , 4 , 5) t1(w, a, ~s) , t2(w, b, s);
5 | endmodule
6

```

Mux

```

1 | `timescale 1ns/1ns
2
3 | module and_mux(input a, b, output w);
4 |     mymux m0(1'b0, b, a, w);
5 | endmodule
6

```

And

```

1 | `timescale 1ns/1ns
2
3 | module adder(input a, b, c, output s, co);
4 |     wire y0, y1, y2;
5 |     xor_mux x0(a, b, c, s);
6 |     and_mux a0(a, b, y0) , a1(b, c, y1), a2(a, c, y2);
7 |     or_mux o0(y0, y1, y2, co);
8 | endmodule
9

```





4.

```

1  `timescale 1ns/1ns
2
3  module sc_ass_mux(input a1 , a0 , b1 , b0 , c0 , output c1 , s1 , s0);
4      reg [1:0] A, B;
5      reg C;
6      assign A = {a1 , a0};
7      assign B = {b1 , b0};
8      assign C = {c0};
9      assign #30 {c1 , s1 , s0} = A + B + C;
10 endmodule
11


```

```

1  `timescale 1ns/1ns
2
3  module tst4();
4      reg aal , aa0 , bbl , bb0 , cc0;
5      wire ccl , ssl , ss0;
6      sc_ass_mux UUT(aal , aa0 , bbl , bb0 , cc0 , ccl , ssl , ss0);
7      initial begin
8          aal = 1'b1; aa0 = 1'b0;
9          bbl = 1'b0; bb0 = 1'b0;
10         cc0 = 1'b1;
11         #400
12         aal = 1'b1; aa0 = 1'b0;
13         bbl = 1'b1; bb0 = 1'b1;
14         cc0 = 1'b1;
15         #400
16         aal = 1'b1; aa0 = 1'b1;
17         bbl = 1'b1; bb0 = 1'b1;
18         cc0 = 1'b1;
19         #400
20         aal = 1'b0; aa0 = 1'b0;
21         bbl = 1'b0; bb0 = 1'b0;
22         cc0 = 1'b0;
23         #400 $stop;
24     end
25 endmodule
26

```



Testbench



5.

```
1 | `timescale 1ns/1ns
2 |
3 | module tst5();
4 |     reg aal , aa0 , bbl , bb0 , cc0;
5 |     wire ccl , ssl , ss0 , ccl2 , ssl2 , ss02;
6 |     nor_cscalr UUT0(aal , aa0 , bbl , bb0 , cc0 , ccl , ssl , ss0);
7 |     sc_mux UUT1(aal , aa0 , bbl , bb0 , cc0 , ccl2 , ssl2 , ss02);
8 |     initial begin
9 |         aal = 1'b1; aa0 = 1'b1;
10 |         bbl = 1'b1; bb0 = 1'b0;
11 |         cc0 = 1'b1;
12 |         #200
13 |         aal = 1'b1; aa0 = 1'b0;
14 |         bbl = 1'b0; bb0 = 1'b0;
15 |         cc0 = 1'b0;
16 |         #200
17 |         aal = 1'b1; aa0 = 1'b0;
18 |         bbl = 1'b1; bb0 = 1'b0;
19 |         cc0 = 1'b1;
20 |         #200
21 |         aal = 1'b0; aa0 = 1'b0;
22 |         bbl = 1'b0; bb0 = 1'b1;
23 |         cc0 = 1'b0;
24 |         #200
25 |         aal = 1'b1; aa0 = 1'b0;
26 |         bbl = 1'b0; bb0 = 1'b0;
27 |         cc0 = 1'b1;
28 |         #200
29 |         aal = 1'b1; aa0 = 1'b0;
30 |         bbl = 1'b1; bb0 = 1'b1;
31 |         cc0 = 1'b1;
32 |         #200
33 |         aal = 1'b1; aa0 = 1'b1;
34 |         bbl = 1'b1; bb0 = 1'b1;
35 |         cc0 = 1'b1;
36 |         #200
37 |         aal = 1'b0; aa0 = 1'b0;
38 |         bbl = 1'b0; bb0 = 1'b0;
39 |         cc0 = 1'b0;
40 |         #200 $stop;
41 |     end
42 | endmodule
43 |
```

Testbench



6.

```

1 | `timescale 1ns/1ns
2 |
3 | module sc_ass6(input a1 , a0 , b1 , b0 , c0 , output c1 , s1 , s0);
4 |     assign {c1, s1, s0} = {a1, a0} + {b1, b0} + {c0};
5 | endmodule
6 |

```

```

1  `timescale 1ns/1ns
2
3  module tst6();
4      logic aal , aa0 , bbl , bb0 , cc0;
5      wire ccl , ssl , ss0;
6      synth UUT(aal , aa0 , bbl , bb0 , cc0 , ccl , ssl , ss0);
7      initial begin
8          aal = 1'b1; aa0 = 1'b1;
9          bbl = 1'b1; bb0 = 1'b0;
10         cc0 = 1'b1;
11         #400
12         aal = 1'b1; aa0 = 1'b0;
13         bbl = 1'b0; bb0 = 1'b0;
14         cc0 = 1'b0;
15         #400
16         aal = 1'b1; aa0 = 1'b0;
17         bbl = 1'b1; bb0 = 1'b0;
18         cc0 = 1'b1;
19         #400
20         aal = 1'b0; aa0 = 1'b0;
21         bbl = 1'b0; bb0 = 1'b1;
22         cc0 = 1'b0;
23         #400 $stop;
24     end
25 endmodule
26

```

Testbench