KU-The Future

COSE222: Computer Architecture


Ch. 2 Instructions: Language of the Computer

Gunjae Koo

Department of Computer Science and Engineering
Korea University



Instruction Set Architecture (ISA)



Source: Computer Architecture: A Quantitative Approach, J. L. Hennessy & D. A. Patterson, 3rd Edition.

Instruction Set Architecture (ISA)

- Instruction Set Architecture
 - The ISA <u>defines</u> the CPU, or a CPU family (e.g. x86)
 - not only a collection of instructions,
 - includes the CPU view of memory, registers number and roles, etc.
 - The ISA is the contract between s/w and h/w

- ISA ≠ CPU architecture (µ-architecture)
 - E.g x86: Xeon ≠ Celeron, same ISA

Instruction Set

- The repertoire (list) of instructions of a computer
- Different computers have different instruction sets
 - But with many aspects in common
- Early computers had very simple instruction sets
 - Simplified implementation
- Many modern computers also have simple instruction sets

The RISC-V Instruction Set

- Used as the example throughout the book
- Developed at UC Berkeley as open ISA
- Now managed by the RISC-V Foundation (riscv.org)
- Typical of many modern ISAs
 - See RISC-V Reference Data tear-out card
- Similar ISAs have a large share of embedded core market
 - Applications in consumer electronics, network/storage equipment, cameras, printers, ...

RISC-V Instruction Set

- Introduction to RISC-V ISA
 - Slides / Video
 - ISA doesn't matter for performance / energy
 - ISA matters for software development / stacks
 - Requirements for free and open standard ISA

RISC-V Background

- Most popular ISAs: x86 and ARM
- **x86 ISA**
 - Too complex (CISC), not free
 - 1300 instructions (2900 pages of a manual)
 - Instruction length: 1 to 15 bytes
- ARM ISA
 - Simpler (RISC), not free
 - 400 instructions, (2700 pages of ARMv7 manual)
- RISC-V ISA
 - Designed for research / education / commercial

RISC-V Features

- Simple
 - Far smaller than other commercial ISAs
- Clean-slate design
 - Clear separation between user and privileged ISA
 - Avoids u-architecture or technology-dependent features
- A modular ISA
 - Small standard base ISA
 - Multiple standard extensions

RISC-V Base + Standard Extensions

- Four base integer ISAs
 - RV32E, RV32I, RV64I, RV128I
 - RV32E is 16-register subset of RV32I
 - Only less than 50 hardware instructions needed
- Standard extensions
 - M: integer multiply/divide
 - A: atomic memory operations
 - F: single-precision floating-point
 - D: double-precision floating-point
 - G = IMAFD, "general-purpose" ISA
 - Q: quad-precision floating-point

ARMv8 vs. RISC-V

| Category | ARMv8 | RISC-V | ARM/RISC |
|---|------------|----------------------|----------|
| Year announced | 2011 | 2011 | |
| Address sizes | 32 / 64 | 32 / 64 / 128 | |
| Instruction sizes | 32 | 16 [†] / 32 | |
| Relative code size | 1 | 0.8† | |
| Instruction formats | 53 | 6 / 12 [†] | 4X-8X |
| Data addressing modes | 8 | 1 | 8X |
| Instructions | 1070 | 177 [†] | 6X |
| Min number instructions to run Linux, gcc, LLVM | 359 | 47 | 8X |
| Backend gcc compiler size | 47K LOC | 10K LOC | 5X |
| Backend LLVM compiler size | 22K LOC | 10K LOC | 2X |
| ISA manual size | 5428 pages | 163 pages | 33X |

MIPS manual 700 pages 80x86 manual 2900 pages

†With optional Compressed RISC-V ISA extension

RISC-V Instruction Set

RISC-V reference card (part of RV32I)

| Base Inte | eger | Instru | uctions: RV321 |
|---------------------------|------|--------|----------------|
| Category Name | Fmt | l l | RV32I Base |
| Shifts Shift Left Logical | R | SLL | rd,rs1,rs2 |
| Shift Left Log. Imm. | I | SLLI | rd,rsl,shamt |
| Shift Right Logical | R | SRL | rd,rs1,rs2 |
| Shift Right Log. Imm. | Ι | SRLI | rd,rsl,shamt |
| Shift Right Arithmetic | R | SRA | rd,rs1,rs2 |
| Shift Right Arith. Imm. | Ι | SRAI | rd,rsl,shamt |
| Arithmetic ADD | R | ADD | rd,rs1,rs2 |
| ADD Immediate | I | ADDI | rd,rsl,imm |
| SUBtract | R | SUB | rd,rs1,rs2 |
| Load Upper Imm | U | LUI | rd, imm |
| Add Upper Imm to PC | J | AUIPC | rd, imm |
| Logical xor | R | XOR | rd,rs1,rs2 |
| XOR Immediate | I | XORI | rd,rsl,imm |
| OR | R | OR | rd,rs1,rs2 |
| OR Immediate | I | ORI | rd,rsl,imm |
| AND | R | AND | rd,rs1,rs2 |
| AND Immediate | Ι | ANDI | rd,rsl,imm |

| Compare | Set < | R | SLT | rd,rsl,rs2 |
|-------------|------------|---|-------|-------------|
| Set < I | mmediate | Ι | SLTI | rd,rsl,imm |
| Set < | Unsigned | R | SLTU | rd,rs1,rs2 |
| Set < Imm | Unsigned | I | SLTIU | rd,rsl,imm |
| Branches | Branch = | В | BEQ | rs1,rs2,imm |
| | Branch ≠ | В | BNE | rs1,rs2,imm |
| | Branch < | В | BLT | rs1,rs2,imm |
| | Branch ≥ | В | BGE | rs1,rs2,imm |
| Branch < | Unsigned | В | BLTU | rs1,rs2,imm |
| Branch ≥ | Unsigned | В | BGEU | rsl,rs2,imm |
| Jump & Link | 18.L | J | JAL | rd,imm |
| Jump & Link | c Register | I | JALR | rd,rsl,imm |

Operations of the Computer Hardware

Arithmetic Operations

- Add and subtract, three operands
 - Two sources and one destination
 add a, b, c // a gets b + c
- All arithmetic operations have this form
- Design Principle 1: Simplicity favours regularity
 - Regularity makes implementation simpler
 - Simplicity enables higher performance at lower cost

Arithmetic Example

C code:

```
f = (g + h) - (i + j);
```

Compiled RISC-V code:

```
add t0, g, h // temp t0 = g + h add t1, i, j // temp t1 = i + j sub f, t0, t1 // f = t0 - t1
```

Operands of the Computer Hardware

Register Operands

Arithmetic instructions use register operands

The textbook uses 64-bit instructions as default!!

- RISC-V has a 32 × <mark>64-bit</mark> register file
 - Use for frequently accessed data
 - 64-bit data is called a "doubleword"
 - 32 x 64-bit general purpose registers x0 to x31
 - 32-bit data is called a "word"

- Design Principle 2: Smaller is faster
 - c.f. main memory: millions of locations

Register

- Register (processor register)
 - A processor register is a quickly accessible location available to a computer's central processing unit (CPU). Registers usually consist of a small amount of fast storage, ...
 - Processor registers are normally at the top of the memory hierarchy, and provide the fastest way to access data. The term normally refers only to the group of registers that are directly encoded as part of an instruction, as defined by the instruction set

RISC-V Registers

■ 32 registers + PC

| XLEN-1 | | 0 |
|--------|-----------|---|
| | x0 / zero | |
| | x1 | |
| | x2 | |
| | x3 | |
| | x4 | |
| | x5 | |
| | x6 | |
| | x7 | |
| | x8 | |
| | x9 | |
| | x10 | |
| | x11 | |
| | x12 | |
| | x13 | |
| | x14 | |
| | x15 | |
| | x16 | |
| | x17 | |
| | x18 | |
| | x19 | |
| | x20 | |

| ı | ALV | |
|--------|------|---|
| | x21 | |
| | x22 | |
| | x23 | |
| | x24 | |
| | x25 | |
| | x26 | |
| | x27 | |
| | x28 | |
| | x29 | |
| | x30 | |
| | x31 | |
| | XLEN | |
| XLEN-1 | | 0 |
| | рc | |
| | XLEN | |

One register size:

- 32-bit length for RV32I
- 64-bit length for RV64I

RISC-V Registers

- x0: the constant value 0
- x1: return address
- x2: stack pointer
- x3: global pointer
- x4: thread pointer
- x5 x7, x28 x31: temporaries
- x8: frame pointer
- x9, x18 x27: saved registers
- x10 x11: function arguments/results
- x12 x17: function arguments

Register Operand Example

C code:

```
f = (g + h) - (i + j);
• f, ..., j in x19, x20, ..., x23
```

Compiled RISC-V code:


```
add x5, x20, x21
add x6, x22, x23
sub x19, x5, x6
```

Memory Operands

- Main memory used for composite data
 - Arrays, structures, dynamic data
- To apply arithmetic operations
 - Load values from memory into registers
 - Store result from register to memory
- Memory is byte addressed
 - Each address identifies an 8-bit byte
- RISC-V is Little Endian
 - Least-significant byte at least address of a word
 - c.f. Big Endian: most-significant byte at least address
- RISC-V does not require words to be aligned in memory
 - Unlike some other ISAs

Endianess

Little-endian vs. big-endian



Memory Operand Example

C code:

```
A[12] = h + A[8];
```

- h in x21, base address of A in x22
- Compiled RISC-V code:
 - Index 8 requires offset of 64
 - -8 bytes per doubleword

```
ld x9, 64(x22)
add x9, x21, x9
sd x9, 96(x22)
```

Registers vs. Memory

- Registers are faster to access than memory
- Operating on memory data requires loads and stores
 - More instructions to be executed
- Compiler must use registers for variables as much as possible
 - Only spill to memory for less frequently used variables
 - Register optimization is important!

Immediate Operands

 Constant data specified in an instruction addi x22, x22, 4

- Make the common case fast
 - Small constants are common
 - Immediate operand avoids a load instruction

Signed and Unsigned Numbers

Unsigned Binary Integers

Given an n-bit number

$$x = x_{n-1} 2^{n-1} + x_{n-2} 2^{n-2} + \dots + x_1 2^1 + x_0 2^0$$

- Range: 0 to +2ⁿ 1
- Example
 - 0000 0000 ... 0000 1011_2 = 0 + ... + 1×2³ + 0×2² +1×2¹ +1×2⁰ = 0 + ... + 8 + 0 + 2 + 1 = 11_{10}
- Using 64 bits: 0 to +18,446,774,073,709,551,615

2s-Compliment Signed Integers

Given an n-bit number

$$x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range: -2^{n-1} to $+2^{n-1} 1$
- Example
 - 1111 1111 ... 1111 1100₂ = $-1 \times 2^{31} + 1 \times 2^{30} + ... + 1 \times 2^{2} + 0 \times 2^{1} + 0 \times 2^{0}$ = $-2,147,483,648 + 2,147,483,644 = -4_{10}$
- Using 64 bits: -9,223,372,036,854,775,808 to 9,223,372,036,854,775,807

2s-Complement Signed Integers

- Bit 63 is sign bit
 - 1 for negative numbers
 - 0 for non-negative numbers
- $-(-2^{n-1})$ can't be represented
- Non-negative numbers have the same unsigned and 2s-complement representation
- Some specific numbers
 - 0: 0000 0000 ... 0000
 - -1: 1111 1111 ... 1111
 - Most-negative: 1000 0000 ... 0000
 - Most-positive: 0111 1111 ... 1111

Signed Negation

- Complement and add 1
 - Complement means $1 \rightarrow 0, 0 \rightarrow 1$

$$x + \overline{x} = 1111...111_2 = -1$$

 $\overline{x} + 1 = -x$

- Example: negate +2
 - $+2 = 0000\ 0000\ \dots\ 0010_{two}$
 - $-2 = 1111 \ 1111 \dots 1101_{two} + 1$ = $1111 \ 1111 \dots 1110_{two}$

Sign Extension

- Representing a number using more bits
 - Preserve the numeric value
- Replicate the sign bit to the left
 - c.f. unsigned values: extend with 0s
- Examples: 8-bit to 16-bit
 - +2: 0000 0010 => 0000 0000 0000 0010
 - -2: 1111 1110 => 1111 1111 1111 1110
- In RISC-V instruction set
 - 1b: sign-extend loaded byte
 - 1bu: zero-extend loaded byte

Representing Instructions in the Computer

Representing Instructions

- Instructions are encoded in binary
 - Called machine code

- RISC-V instructions
 - Encoded as 32-bit instruction words
 - Small number of formats encoding operation code (opcode), register numbers, ...
 - Regularity!

Hexadecimal


- Base 16
 - Compact representation of bit strings
 - 4 bits per hex digit

| 0 | 0000 | 4 | 0100 | 8 | 1000 | С | 1100 |
|---|------|---|------|---|------|---|------|
| 1 | 0001 | 5 | 0101 | 9 | 1001 | d | 1101 |
| 2 | 0010 | 6 | 0110 | а | 1010 | е | 1110 |
| 3 | 0011 | 7 | 0111 | b | 1011 | f | 1111 |

- Example: eca8 6420
 - 1110 1100 1010 1000 0110 0100 0010 0000

RISC-V Instruction Formats

Basic instruction formats



RISC-V R-format Instructions

| funct7 | rs2 | rs1 | funct3 | rd | opcode |
|--------|--------|--------|--------|--------|--------|
| 7 bits | 5 bits | 5 bits | 3 bits | 5 bits | 7 bits |

- Instruction fields
 - opcode: operation code
 - rd: destination register number
 - funct3: 3-bit function code (additional opcode)
 - rs1: the first source register number
 - rs2: the second source register number
 - funct7: 7-bit function code (additional opcode)

R-format Example

| funct7 | rs2 | rs1 | funct3 | rd | opcode |
|--------|--------|--------|--------|--------|--------|
| 7 bits | 5 bits | 5 bits | 3 bits | 5 bits | 7 bits |

add x9, x20, x21

| 0 | 21 | 20 | 0 | 9 | 51 |
|---------|-------|-------|-----|-------|---------|
| | | | | | |
| 0000000 | 10101 | 10100 | 000 | 01001 | 0110011 |

0000 0001 0101 1010 0000 0100 1011 $0011_{two} = 015A04B3_{16}$

RISC-V I-format Instructions




- Immediate arithmetic and load instructions
 - rs1: source or base address register number
 - immediate: constant operand, or offset added to base address
 - 2s-complement, sign extended
- Design Principle 3: Good design demands good compromises
 - Different formats complicate decoding, but allow 32-bit instructions uniformly
 - Keep formats as similar as possible

RISC-V S-format Instructions



- Different immediate format for store instructions
 - rs1: base address register number
 - rs2: source operand register number
 - immediate: offset added to base address
 - Split so that rs1 and rs2 fields always in the same place

Stored Program Computers



 Instructions represented in binary, just like data

- Instructions and data stored in memory
- Programs can operate on programs
 - e.g., compilers, linkers, ...
- Binary compatibility allows compiled programs to work on different computers
 - Standardized ISAs

Processor

Logical Operations

Logical Operations

• Instructions for bitwise manipulation

| Operation | С | Java | RISC-V |
|----------------|-----------------|------|-----------|
| Shift left | << | << | slli |
| Shift right | >> | >>> | srli |
| Bit-by-bit AND | & | & | and, andi |
| Bit-by-bit OR | | | or, ori |
| Bit-by-bit XOR | ^ | ۸ | xor, xori |
| Bit-by-bit NOT | ~ | ~ | |

 Useful for extracting and inserting groups of bits in a word

Shift Operations


| funct6 | immed | rs1 | funct3 | rd | opcode |
|--------|--------|--------|--------|--------|--------|
| 6 bits | 6 bits | 5 bits | 3 bits | 5 bits | 7 bits |

- immed: how many positions to shift
- Shift left logical
 - Shift left and fill with 0 bits
 - slli by i bits multiplies by 2i
- Shift right logical
 - Shift right and fill with 0 bits
 - srli by i bits divides by 2ⁱ (unsigned only)

AND Operations

- Useful to mask bits in a word
 - Select some bits, clear others to 0


and x9, x10, x11



OR Operations

- Useful to include bits in a word
 - Set some bits to 1, leave others unchanged


or
$$x9, x10, x11$$



XOR Operations

- Differencing operation
 - Set some bits to 1, leave others unchanged

```
xor x9, x10, x12
```



Instruction Summary

| | RISC-V operands | | | | | |
|---------------------------------|---|--|--|--|--|--|
| Name | Example | Comments | | | | |
| 32 registers | x0-x31 | Fast locations for data. In RISC-V, data must be in registers to perform arithmetic. Register xO always equals 0. | | | | |
| 2 ⁶¹ memory words | Memory[0], Memory[8],, Memory[2,305,843,009,213,693, 951] | Accessed only by data transfer instructions. RISC-V uses byte addresses, so sequential doubleword accesses differ by 8. Memory holds data structures, arrays, and spilled registers. | | | | |

RISC-V assembly language

| Category | Instruction | Example | Meaning | Comments |
|---------------|----------------------------|-------------------|-----------------------------|---|
| | Add | add x5, x6, x7 | x5 - x6 + x7 | Three register operands |
| Arithmetic | Subtract | sub x5, x6, x7 | x5 - x6 - x7 | Three register operands |
| | Add immediate | addi x5, x6, 20 | x5 - x6 + 20 | Used to add constants |
| | Load doubleword | 1d x5,40(x6) | x5 - Memory[x6 + 40] | Doubleword from memory to register |
| | Store doubleword | sd x5,40(x6) | Memory[x6 + 40] - x5 | Doubleword from register to memory |
| | Load word | lw x5,40(x6) | x5 - Memory[x6 + 40] | Word from memory to register |
| | Load word, unsigned | 1wu x5,40(x6) | x5 - Memory[x6 + 40] | Unsigned word from memory to register |
| | Store word | sw x5,40(x6) | Memory[x6 + 40] - x5 | Word from register to memory |
| | Load halfword | 1h x5,40(x6) | x5 - Memory[x6 + 40] | Halfword from memory to register |
| Data transfer | Load halfword, unsigned | 1hu x5,40(x6) | x5 - Memory[x6 + 40] | Unsigned halfword from memory to register |
| | Store halfword | sh x5,40(x6) | Memory[x6 + 40] - x5 | Halfword from register to memory |
| | Load byte | 1b x5,40(x6) | x5 - Memory[x6 + 40] | Byte from memory to register |
| | Load byte, unsigned | 1bu x5,40(x6) | x5 - Memory[x6 + 40] | Byte halfword from memory to register |
| | Store byte | sb x5,40(x6) | Memory[x6 + 40] - x5 | Byte from register to memory |
| | Load reserved | 1r.d x5, (x6) | x5 - Memory[x6] | Load; 1st half of atomic swap |
| | Store conditional | sc.d x7, x5, (x6) | Memory[x6] - x5; $x7 - 0/1$ | Store; 2nd half of atomic swap |
| | Load upper immediate | lui x5, 0x12345 | x5 - 0x12345000 | Loads 20-bit constant shifted left 12 bits |
| | And | and x5, x6, x7 | x5 - x6 & x7 | Three reg. operands; bit-by-bit AND |
| | Inclusive or | or x5, x6, x8 | x5 - x6 x8 | Three reg. operands; bit-by-bit OR |
| Lariani | Exclusive or | xor x5, x6, x9 | x5 - x6 ^ x9 | Three reg. operands; bit-by-bit XOR |
| Logical | And immediate | andi x5, x6, 20 | x5 - x6 & 20 | Bit-by-bit AND reg. with constant |
| | Inclusive or immediate | ori x5, x6, 20 | x5 - x6 20 | Bit-by-bit OR reg. with consta |
| | Exclusive or immediate | xori x5, x6, 20 | x5 - x6 ^ 20 | Bit-by-bit XOR reg. with constant |
| | Chin lan laniant | ** * * * * | | Chie I-e horseistes |

Instruction Summary

| | Shift left logical | s11 x5, x6, x7 | x5 - x6 << x7 | Shift left by register |
|---------------|----------------------------------|------------------|-------------------------------|--|
| | Shift right logical | sr1 x5, x6, x7 | x5 - x6 >> x7 | Shift right by register |
| | Shift right arithmetic | sra x5, x6, x7 | x5 - x6 >> x7 | Arithmetic shift right by register |
| Shift | Shift left logical immediate | slli x5, x6, 3 | x5 - x6 << 3 | Shift left by immediate |
| | Shift right logical immediate | srli x5, x6, 3 | x5 - x6 >> 3 | Shift right by immediate |
| | Shift right arithmetic immediate | srai x5, x6, 3 | x5 - x6 >> 3 | Arithmetic shift right by immediate |
| | Branch if equal | beq x5, x6, 100 | if $(x5 == x6)$ go to PC+100 | PC-relative branch if registers equal |
| | Branch if not equal | bne x5, x6, 100 | if (x5 != x6) go to PC+100 | PC-relative branch if registers not equal |
| | Branch if less than | blt x5, x6, 100 | if (x5 < x6) go to PC+100 | PC-relative branch if registers less |
| Conditional | Branch if greater or equal | bge x5, x6, 100 | if $(x5 \ge x6)$ go to PC+100 | PC-relative branch if registers greater or equal |
| branch | Branch if less, unsigned | bltu x5, x6, 100 | if (x5 < x6) go to PC+100 | PC-relative branch if registers less |
| | Branch if greatr/eq, unsigned | bgeu x5, x6, 100 | if $(x5 \ge x6)$ go to PC+100 | PC-relative branch if registers greater or equal |
| Unconditional | Jump and link | jal x1, 100 | x1 = PC+4; go to $PC+100$ | PC-relative procedure call |
| branch | Jump and link register | jalr x1, 100(x5) | x1 = PC+4; go to $x5+100$ | Procedure return; indirect call |

Instruction Summary - Opcode

| Format | Instruction | Opcode | Funct3 | Funct6/7 |
|---------|-------------|---------|--------|----------|
| | | | | |
| | add | 0110011 | 000 | 0000000 |
| | sub | 0110011 | 000 | 0100000 |
| | sll | 0110011 | 001 | 0000000 |
| | xor | 0110011 | 100 | 0000000 |
| R-type | srl | 0110011 | 101 | 0000000 |
| | sra | 0110011 | 101 | 0000000 |
| | or | 0110011 | 110 | 0000000 |
| | and | 0110011 | 111 | 0000000 |
| | lr.d | 0110011 | 011 | 0001000 |
| | sc.d | 0110011 | 011 | 0001100 |
| | lb | 0000011 | 000 | n.a. |
| | lh | 0000011 | 001 | n.a. |
| | lw | 0000011 | 010 | n.a. |
| | ld | 0000011 | 011 | n.a. |
| | lbu | 0000011 | 100 | n.a. |
| | lhu | 0000011 | 101 | n.a. |
| I-type | lwu | 0000011 | 110 | n.a. |
| | addi | 0010011 | 000 | n.a. |
| | SIIi | 0010011 | 001 | 000000 |
| | xori | 0010011 | 100 | n.a. |
| | srli | 0010011 | 101 | 000000 |
| | srai | 0010011 | 101 | 010000 |
| | ori | 0010011 | 110 | n.a. |
| | andi | 0010011 | 111 | n.a. |
| | jalr | 1100111 | 000 | n.a. |
| | sb | 0100011 | 000 | n.a. |
| S-type | sh | 0100011 | 001 | n.a. |
| 3-type | SW | 0100011 | 010 | n.a. |
| | sd | 0100011 | 111 | n.a. |
| | beq | 1100111 | 000 | n.a. |
| | bne | 1100111 | 001 | n.a. |
| SB-type | blt | 1100111 | 100 | n.a. |
| 3b-type | bge | 1100111 | 101 | n.a. |
| | bltu | 1100111 | 110 | n.a. |
| | bgeu | 1100111 | 111 | n.a. |
| U-type | lui | 0110111 | n.a. | n.a. |
| U-type | jal | 1101111 | n.a. | n.a. |

Instruction Summary - Formats

| Name | | Fie | | Comments | | | |
|--------------|-----------------------------|------------------|--------|----------|---------------|--------|-------------------------------|
| (Field Size) | 7 bits | 5 bits | 5 bits | 3 bits | 5 bits | 7 bits | |
| R-type | funct7 | rs2 | rs1 | funct3 | rd | opcode | Arithmetic instruction format |
| I-type | immediate[| [11:0] | rs1 | funct3 | rd | opcode | Loads & immediate arithmetic |
| S-type | immed[11:5] | rs2 | rs1 | funct3 | immed[4:0] | opcode | Stores |
| SB-type | immed[12,10:5] | rs2 | rs1 | funct3 | immed[4:1,11] | opcode | Conditional branch format |
| UJ-type | immediate[20,10:1,11,19:12] | | | | rd | opcode | Unconditional jump format |
| U-type | | immediate[31:12] | | | rd | opcode | Upper immediate format |

Instructions for Making Decisions

Conditional Operations


- Branch to a labeled instruction if a condition is true
 - Otherwise, continue sequentially
- beq rs1, rs2, L1
 - if (rs1 == rs2) branch to instruction labeled L1
- •bne rs1, rs2, L1
 - if (rs1!= rs2) branch to instruction labeled L1

Compiling If Statements

C code:

```
if (i==j) f = g+h;
else f = g-h;
```

- f, g, ... in x19, x20, ...
- Compiled RISC-V code:



```
bne x22, x23, Else
  add x19, x20, x21
  beq x0,x0,Exit // unconditional
Else: sub x19, x20, x21
Fxit:
```

Assembler calculates addresses

Compiling Loop Statements

C code:

```
while (save[i] == k) i += 1;
```


• i in x22, k in x24, address of save in x25

Compiled RISC-V code:

```
Loop: slli x10, x22, 3
add x10, x10, x25
ld x9, 0(x10)
bne x9, x24, Exit
addi x22, x22, 1
beq x0, x0, Loop
Exit: ...
```

Basic Blocks

- A basic block is a sequence of instructions with
 - No embedded branches (except at end)
 - No branch targets (except at beginning)



- A compiler identifies basic blocks for optimization
- An advanced processor can accelerate execution of basic blocks

More Conditional Operations

- •blt rs1, rs2, L1
 - if (rs1 < rs2) branch to instruction labeled L1
- ■bge rs1, rs2, L1
 - if (rs1 >= rs2) branch to instruction labeled L1
- Example
 - if (a > b) a += 1;
 - a in x22, b in x23

```
bge x23, x22, Exit  // branch if b >= a
  addi x22, x22, 1
Exit:
```

56

Signed vs. Unsigned

- Signed comparison: blt, bge
- Unsigned comparison: bltu, bgeu
- Example

 - x22 < x23 // signed
 --1 < +1</pre>
 - x22 > x23 // unsigned-+4,294,967,295 > +1

Supporting Procedures in Computer Hardware

Procedure Calling

- Steps required
 - 1. Place parameters in registers x10 to x17
 - 2. Transfer control to procedure
 - 3. Acquire storage for procedure
 - 4. Perform procedure's operations
 - 5. Place result in register for caller
 - 6. Return to place of call (address in x1)

Procedure Call Instructions

- Procedure call: jump and link jal x1, ProcedureLabel
 - Address of following instruction put in x1
 - Jumps to target address
- Procedure return: jump and link register jalr x0, 0(x1)
 - Like jal, but jumps to 0 + address in x1
 - Use x0 as rd (x0 cannot be changed)
 - Can also be used for computed jumps
 - -e.g., for case/switch statements

Leaf Procedure Example

C code:

```
long long int leaf_example (
    long long int g, long long int h,
    long long int i, long long int j) {
    long long int f;
    f = (g + h) - (i + j);
    return f;
}
```


- Arguments g, ..., j in x10, ..., x13
- f in x20
- temporaries x5, x6
- Need to save x5, x6, x20 on stack

Leaf Procedure Example

RISC-V code:

```
leaf_example:
 addi sp,sp,-24
                       // Save x5,x6,x20 on stack
 x5,16(sp)
 x6,8(sp)
 x20,0(sp)
 add x5,x10,x11
                       // x5=q+h
 add x6,x12,x1
                       // x6=i+j
                      // f=x5-x6
 sub x20,x5,x6
 addi x10,x20,0
                       // Copy f to return address
 1d \times 20,0(sp)
                       // Load x5,x6,x20 from stack
 1d \times 6.8(sp)
 1d \times 5,16(sp)
 addi sp,sp,24
 jalr x0.0(x1)
                       // Return to caller
```

Local Data on the Stack



Register Usage

- x5 x7, x28 x31: temporary registers
 - Not preserved by the callee
- x8 x9, x18 x27: saved registers
 - If used, the callee saves and restores them

Register Usage

■ x5 - y7 v22 - v21. temporary registers

• Nc

• x8 − ; • If ι

| Register | ABI Name | Description | Saver |
|----------|----------|----------------------------------|--------|
| x0 | zero | Hard-wired zero | |
| x1 | ra | Return address | Caller |
| x2 | sp | Stack pointer | Callee |
| х3 | gp | Global pointer | |
| x4 | tp | Thread pointer | |
| x5-7 | t0-2 | Temporaries | Caller |
| x8 | s0/fp | Saved register/frame pointer | Callee |
| x9 | s1 | Saved register | Callee |
| x10-11 | a0-1 | Function arguments/return values | Caller |
| x12-17 | a2-7 | Function arguments | Caller |
| x18-27 | s2-11 | Saved registers | Callee |
| x28-31 | t3-6 | Temporaries | Caller |
| f0-7 | ft0-7 | FP temporaries | Caller |
| f8-9 | fs0-1 | FP saved registers | Callee |
| f10-11 | fa0-1 | FP arguments/return values | Caller |
| f12-17 | fa2-7 | FP arguments | Caller |
| f18-27 | fs2-11 | FP saved registers | Callee |
| f28-31 | ft8-11 | FP temporaries | Caller |

Non-Leaf Procedure

- Procedures that call other procedures
- For nested call, caller needs to save on the stack:
 - Its return address
 - Any arguments and temporaries needed after the call
- Restore from the stack after the call

Non-Leaf Procedure Example

C code:

```
long long int fact (long long int n)
{
  if (n < 1) return f;
  else return n * fact(n - 1);
}</pre>
```


- Argument n in x10
- Result in x10

Leaf Procedure Example


RISC-V code: fact: addi sp,sp,-16 // Save return address and n on stack sd x1,8(sp)x10,0(sp)addi x5,x10,-1 // x5=n-1bge x5,x0,L1// if n>=1, go to L1 // Else, set return value to 1 addi x10,x0,1addi sp, sp, 16 // Pop stack jalr x0,0(x1)// Return L1: addi x10,x10,-1 // n=n-1jal x1, fact // Call fact(n-1) addi x6,x10,0 // Move result of fact(n-1) to x6 1d x10,0(sp)// Restore caller's n 1d x1,8(sp)// Restore caller's return address addi sp, sp, 16 // Pop stack mul x10, x10, x6// n*fact(n-1) ialr x0.0(x1)// return 68

Memory Layout

- Text: program code
- Static data: global variables
 - e.g., static variables in C, constant arrays and strings
 - x3 (global pointer) initialized to address allowing ±offsets into this segment
- Dynamic data: heap
 - E.g., malloc in C, new in Java
- Stack: automatic storage



Local Data on the Stack



- Local data allocated by callee
 - e.g., C automatic variables
- Procedure frame (activation record)
 - Used by some compilers to manage stack storage

RISC-V Addressing for Wide Immediates

32-bit Constants


- Most constants are small
 - 12-bit immediate is sufficient
- For the occasional 32-bit constant

lui rd, constant

- Copies 20-bit constant to bits [31:12] of rd
- Extends bit 31 to bits [63:32]
- Clears bits [11:0] of rd to 0

Branch Addressing

- Branch instructions specify
 - Opcode, two registers, target address
- Most branch targets are near branch
 - Forward or backward
- SB format:



- PC-relative addressing
 - Target address = PC + immediate × 2

Jump Addressing

- Jump and link (jal) target uses 20-bit immediate for larger range
- UJ format:



- For long jumps, eg, to 32-bit absolute address
 - lui: load address[31:12] to temp register
 - jalr: add address[11:0] and jump to target

RISC-V Addressing Summary


1. Immediate addressing




2. Register addressing



3. Base addressing



4. PC-relative addressing




RISC-V Encoding Summary

| Name | Field | | | | | | Comments |
|--------------|-----------------------------|--------|--------|--------|---------------|--------|-------------------------------|
| (Field Size) | 7 bits | 5 bits | 5 bits | 3 bits | 5 bits | 7 bits | |
| R-type | funct7 | rs2 | rs1 | funct3 | rd | opcode | Arithmetic instruction format |
| I-type | immediate[| [11:0] | rs1 | funct3 | rd | opcode | Loads & immediate arithmetic |
| S-type | immed[11:5] | rs2 | rs1 | funct3 | immed[4:0] | opcode | Stores |
| SB-type | immed[12,10:5] | rs2 | rs1 | funct3 | immed[4:1,11] | opcode | Conditional branch format |
| UJ-type | immediate[20,10:1,11,19:12] | | | | rd | opcode | Unconditional jump format |
| U-type | immediate[31:12] | | | | rd | opcode | Upper immediate format |

Translation and Starting a Program

Translation and Startup



Producing an Object Module

- Assembler (or compiler) translates program into machine instructions
- Provides information for building a complete program from the pieces
 - Header: described contents of object module
 - Text segment: translated instructions
 - Static data segment: data allocated for the life of the program
 - Relocation info: for contents that depend on absolute location of loaded program
 - Symbol table: global definitions and external refs
 - Debug info: for associating with source code

Linking Object Modules

- Produces an executable image
 - 1. Merges segments
 - 2. Resolve labels (determine their addresses)
 - 3. Patch location-dependent and external refs
- Could leave location dependencies for fixing by a relocating loader
 - But with virtual memory, no need to do this
 - Program can be loaded into absolute location in virtual memory space

Loading a Program


- Load from image file on disk into memory
 - 1. Read header to determine segment sizes
 - 2. Create virtual address space
 - 3. Copy text and initialized data into memory
 - Or set page table entries so they can be faulted in
 - 4. Set up arguments on stack
 - 5. Initialize registers (including sp, fp, gp)
 - 6. Jump to startup routine
 - -Copies arguments to x10, ... and calls main
 - When main returns, do exit syscall


Dynamic Linking


- Only link/load library procedure when it is called
 - Requires procedure code to be relocatable
 - Avoids image bloat caused by static linking of all (transitively) referenced libraries
 - Automatically picks up new library versions


Effect of Compiler Optimization

Compiled with gcc for Pentium 4 under Linux










Effect of Language and Algorithm



Lessons Learned

- Instruction count and CPI are not good performance indicators in isolation
- Compiler optimizations are sensitive to the algorithm
- Java/JIT compiled code is significantly faster than JVM interpreted
 - Comparable to optimized C in some cases
- Nothing can fix a dumb algorithm!

Arrays vs. Pointers

Arrays vs. Pointers

- Array indexing involves
 - Multiplying index by element size
 - Adding to array base address
- Pointers correspond directly to memory addresses
 - Can avoid indexing complexity

Example: Clearing an Array

```
clear1(int array[], int size) {
                                          clear2(int *array, int size) {
  int i;
                                            int *p;
  for (i = 0; i < size; i += 1)
                                            for (p = \&array[0]; p < \&array[size];
    array[i] = 0;
                                                 p = p + 1
                                              *p = 0:
                                          }
  lί
       x5.0
                  // i = 0
                                             mv \times 5, \times 10
                                                            // p = address
loop1:
                                                            // of array[0]
   slli x6, x5, 3 // x6 = i * 8
                                             slli x6, x11, 3 // x6 = size * 8
   add x7,x10,x6 // x7 = address
                                             add x7,x10,x6 // x7 = address
                   // of array[i]
                                                            // of array[size]
      x0,0(x7) // array[i] = 0
                                          loop2:
   sd
   addi x5, x5, 1 // i = i + 1
                                             sd x0,0(x5) // Memory[p] = 0
   blt x5,x11,loop1 // if (i<size)</pre>
                                             addi x5, x5, 8 // p = p + 8
                      // go to loop1
                                             bltu x5,x7,loop2
                                                            // if (p<&array[size])</pre>
                                                            // go to loop2
```

Comparison of Array vs. Pointers

- Multiply "strength reduced" to shift
- Array version requires shift to be inside loop
 - Part of index calculation for incremented i
 - c.f. incrementing pointer
- Compiler can achieve same effect as manual use of pointers
 - Induction variable elimination
 - Better to make program clearer and safer

X86 Instructions

The Intel x86 ISA

- Evolution with backward compatibility
 - 8080 (1974): 8-bit microprocessor
 - Accumulator, plus 3 index-register pairs
 - 8086 (1978): 16-bit extension to 8080
 - Complex instruction set (CISC)
 - 8087 (1980): floating-point coprocessor
 - Adds FP instructions and register stack
 - 80286 (1982): 24-bit addresses, MMU
 - Segmented memory mapping and protection
 - 80386 (1985): 32-bit extension (now IA-32)
 - Additional addressing modes and operations
 - Paged memory mapping as well as segments


The Intel x86 ISA

- Further evolution...
 - i486 (1989): pipelined, on-chip caches and FPU
 - Compatible competitors: AMD, Cyrix, ...
 - Pentium (1993): superscalar, 64-bit datapath
 - Later versions added MMX (Multi-Media eXtension) instructions
 - The infamous FDIV bug
 - Pentium Pro (1995), Pentium II (1997)
 - New microarchitecture (see Colwell, The Pentium Chronicles)
 - Pentium III (1999)
 - Added SSE (Streaming SIMD Extensions) and associated registers
 - Pentium 4 (2001)
 - New microarchitecture
 - Added SSE2 instructions

The Intel x86 ISA

- And further...
 - AMD64 (2003): extended architecture to 64 bits
 - EM64T Extended Memory 64 Technology (2004)
 - AMD64 adopted by Intel (with refinements)
 - Added SSE3 instructions
 - Intel Core (2006)
 - Added SSE4 instructions, virtual machine support
 - AMD64 (announced 2007): SSE5 instructions
 - Intel declined to follow, instead...
 - Advanced Vector Extension (announced 2008)
 - Longer SSE registers, more instructions
- If Intel didn't extend with compatibility, its competitors would!
 - Technical elegance ≠ market success

Basic x86 Registers



Basic x86 Addressing Modes


Two operands per instruction


| Source/dest operand | Second source operand | | |
|---------------------|-----------------------|--|--|
| Register | Register | | |
| Register | Immediate | | |
| Register | Memory | | |
| Memory | Register | | |
| Memory | Immediate | | |

Memory addressing modes

- Address in register
- Address = R_{base} + displacement
- Address = R_{base} + 2^{scale} × R_{index} (scale = 0, 1, 2, or 3)
- Address = R_{base} + 2^{scale} × R_{index} + displacement

X86 Instruction Encoding








| 5 | 3 |
|------|-----|
| PUSH | Reg |

e. ADD EAX, #6765



f. TEST EDX, #42



- Variable length encoding
 - Postfix bytes specify addressing mode
 - Prefix bytes modify operation
 - Operand length, repetition, locking, ...

Implementing IA-32

- Complex instruction set makes implementation difficult
 - Hardware translates instructions to simpler microoperations
 - Simple instructions: 1–1
 - Complex instructions: 1-many
 - Microengine similar to RISC
 - Market share makes this economically viable
- Comparable performance to RISC
 - Compilers avoid complex instructions

Concluding Remarks

Concluding Remarks

- Design principles
 - 1. Simplicity favors regularity
 - 2. Smaller is faster
 - 3. Good design demands good compromises
- Make the common case fast
- Layers of software/hardware
 - Compiler, assembler, hardware
- RISC-V: typical of RISC ISAs
 - c.f. x86

Thank you

Questions?

Back-up Slides