
# Make

HGU



We want to execute the following 5 example files.



```
foo.h

#include <stdio.h>
int foo(int x);
```

```
foo.c

#include "foo.h"

int foo(int x) {
   printf("foo: %d*2", x);
   return x * 2;
}
```


```
bar.h

#include <stdio.h>
int bar(int x);
```

```
bar.c

#include "bar.h"

int bar(int x) {
   printf("bar: %d+2", x);
   return x + 2;
}
```



- Long GCC Command with many options

```
$gcc -Wall -g -o myprog main.c foo.c bar.c
```

- Useful Options
  - -Wall: Enables warning messages
  - -g : Include debugging information
  - -o : Specifies the name of the output file

- Create Makefile

```
Makefile

all : main.c foo.c bar.c
    gcc -g -Wall main.c foo.c bar.c -o myprog

clean :
    rm myprog
```

```
$ make _____ searches Makefile or makefile in current directory unless -f <make_filename> specified gcc -g -Wall -I. main.c foo.c bar.c -o myprog
```


```
$ make clean rm myprog
```

#### Make

- Make is a build automation tool used in software development to control the build process.
- Configuration: The build process is defined in a file 'Makefile'.
- Configuration Rule:
  - Every rule consists of <target file>, <dependency file>, and <command>
- Running make
  - \$ make

or

\$ make -f < make\_rule\_file>



#### Makefile

- What is Makefile?

- Build Automation: execute a set of rules
- Incremental Buildrebuild the updated files only

```
Run by $ make [<target>]
```

If <target> is empty in command, target the first <target>


- Build Automation: list the rule for each dependencies
  - Compare the modified date of dependency files and target file

```
all: myprog
myprog: main.o foo.o bar.o
        gcc -o myprog main.o foo.o bar.o
main.o : foo.h bar.h main.c
        gcc -c main.c
foo.o : foo.h foo.c
        gcc -c foo.c
bar.o : bar.h bar.c
        gcc -c bar.c
clean :
        rm myprog *.o
```

```
Dive-into-Systems-ch17.5$ make gcc -c main.c gcc -c foo.c gcc -c bar.c gcc -o myprog main.o foo.o bar.o Dive-into-Systems-ch17.5$ make clean rm myprog *.o
```

- Incremental Build : rebuilt updated file only





- A Simple Generic Makefile: : Use the variables with Macros definition
  - Macro Definition Syntax: Macro\_name = Macro contents
  - Variable naming syntax : \$(Macro\_name)

```
CC = gcc
TARGET = myprog
OBJS = main.o foo.o bar.o
$(TARGET) : $(OBJS)
       $(CC) - (TARGET) $(OBJS)
main.o : foo.h bar.h main.c
       $(CC) -c main.c
foo.o : foo.h foo.c
       $(CC) -c foo.c
bar.o : bar.h bar.c
       (CC) -c bar.c
clean:
```

#### Commonly used Variables

```
CC = <Compiler>
TARGET = <Build Target>
OBJS = <Object Files>
```

#### Commonly used Flag Variables

```
CFLAGS : compile option (-g -Wall)
CPPFLAGS : preprocessor flags
LDFLAGS : linking directory
LDLIBS : linking library option (-lm -lexlib)
```

```
Run

Dive-into-Systems-ch17.5$ make

gcc -c main.c

gcc -c foo.c

gcc -c bar.c
```

gcc -o myprog main.o foo.o bar.o
Dive-into-Systems-ch17.5\$ make clean
rm -f myprog \*.o \*~

A Simple Generic Makefile
 : simplify the variables using Automatic Variables (\$^)

Simplify

```
CC = gcc
TARGET = myprog
OBJS = main.o foo.o bar.o
$(TARGET) : $(OBJS)
       (CC) - (SC) + (SC)
main.o : foo.h bar.h main.c
       $(CC) -c main.c
foo.o : foo.h foo.c
       $(CC) -c foo.c
bar.o : bar.h bar.c
       (CC) -c bar.c
clean:
             mvprog *.o *~
```

```
CC = gcc
TARGET = myprog
OBJS = main.o foo.o bar.o
$(TARGET) : $(OBJS)
        $(CC) -0 $@ $^
main.o : main.c
        $(CC) -c main.c
foo.o : foo.c
        $(CC) -c foo.c
bar.o : bar.c
        (CC) -c bar.c
clean :
        rm -f myprog *.o *~
```

- A Simpler Generic Makefile using the Makefile Automatic variables

Simplify

```
CC = gcc
TARGET = myprog
OBJS = main.o foo.o bar.o
$(TARGET) : $(OBJS)
        $(CC) -o $@ $^
main.o : main.c
        $(CC) -c main.c
foo.o : foo.c
        $(CC) -c foo.c
bar.o : bar.c
        (CC) -c bar.c
clean :
        rm -f myprog *.o *~
```

#### Automatic Variables

**\$@**: Current target name (main.o)

**\$^** : All dependencies (main.c foo.h bar.h)

**\$<**: The first dependency file (main.c)

**\$\*** : Current target name without extension (main)

## Compare Two Makefiles

Generic version may look like complex and hard to understand

VS

```
all : myprog
myprog: main.o foo.o bar.o
        gcc -o myprog main.o foo.o bar.o
main.o : main.c foo.h bar.h
        gcc -c main.c
foo.o : foo.c foo.h
        qcc -c foo.c
bar.o : bar.c bar.h
        gcc -c bar.c
clean :
           mvprog *.o
```

## Compare Two Makefiles

Generic version may look like complex and hard to understand, but it has versatility and expandability (baz.c baz.h)

VS

```
all: myprog
myprog : main.o foo.o bar.o baz.o
        gcc -o myprog main.o foo.o bar.o baz.o
main.o : main.c foo.h bar.h
        gcc -c main.c
foo.o : foo.c foo.h
        qcc -c foo.c
bar.o : bar.c bar.h
        gcc -c bar.c
baz.o : baz.c baz.h
       gcc -c baz.c
clean:
        rm myprod *.o
```

#### Makefile Generators - CMake

```
CMakeLists.txt
cmake minimum required(VERSION 3.10)
project(MyProg)
set(CMAKE C COMPILER gcc)
set(TARGET myproq)
set(SOURCES main.c foo.c bar.c)
add executable(${TARGET} ${SOURCES})
```

```
$ cmake
                -- Generating done
                  Build files have been written to:
                     Building C object CMakeFiles/myprog.dir/main.c.o
$ make
                      Building C object CMakeFiles/myprog.dir/foo.c.o
                      Building C object CMakeFiles/myprog.dir/bar.c.o
               [100%] Linking C executable myprog
               [100%] Built target myprog
```

Configuring done

#### Practice for Make

#### tutorial2-arith

- There are 5 C source files in <u>src directory</u> and 4 header files in <u>include directory</u>.
- Manage the dependencies to <u>rebuild the updated file only</u>.
- Object files should be stored in **build** directory.
   (If build directory doesn't exist, create it.)
- You should make static and shared library.
  - Static library **libarith\_static.a** includess **add** and **sub** function
  - Shared library **libarith\_shared.so** includes **mul** and **div** functions.

```
    ✓ Build the program $ make
    ✓ Test the execution $ make test
    ✓ Remove the created files $ make clean
    ✓ Rebuild the libraries $ make (static|shared) lib
```

```
Makefile
       add.h
       div.h
       sub.h
       add.c
       div.c
       main.c
       mul.c
       sub.c
directories, 10 files
```

### Practice Answer(1)

#### **Makefile**

```
CC = qcc
AR = ar
CFLAGS = -Wall -O2 -fPIC -linclude
TARGET = myprog
STATIC LIB = lib/libarith static.a
SHARED LIB = lib/libarith shared.so
STATIC OBJS = add.o sub.o
SHARED OBJS = mul.o div.o
MAIN OBJS = main.o
all: build $(TARGET)
build:
       mkdir -p build
$(TARGET): $(addprefix build/,$(MAIN_OBJS)) $(STATIC_LIB) $(SHARED_LIB)
       $(CC) $(CFLAGS) -o $@ $(addprefix build/,$(MAIN OBJS)) $(STATIC LIB) -Llib -
larith shared -Wl,-rpath,lib
```

Continue..

### Practice Answer(2)

./\$(TARGET)

static\_lib: \$(STATIC\_LIB)
shared lib: \$(SHARED LIB)

#### \$(STATIC LIB): \$(addprefix build/,\$(STATIC OBJS)) \$(AR) rcs \$@ \$(addprefix build/,\$(STATIC OBJS)) \$(SHARED LIB): \$(addprefix build/,\$(SHARED OBJS)) \$(CC) -shared -o \$@ \$(addprefix build/,\$(SHARED OBJS)) build/%.o: src/%.c | build \$(CC) \$(CFLAGS) -c \$< -o \$@ clean: rm -f \$(TARGET) \$(STATIC LIB) \$(SHARED LIB) \$(addprefix build/,\$(STATIC OBJS)) \$(addprefix build/,\$(SHARED\_OBJS)) rm -rf build test: \$(TARGET)

**Makefile** 

## addprefix


- addprefix is GNU Make function that is used to add a specified prefix to each word in a list of words
  - particularly useful when adding directory paths to filenames
- Syntax: \$(addprefix prefix, names)
  - · prefix: the string or path you want to add
  - names: list of words (filenames or variables)
- Example:

```
SRC_FILES := main.c util.c foo.c
OBJ_FILES := $(addprefix build/, $(SRC_FILES:.c=.o))|
```

SRC\_FILES := main.c util.c foo.c
OBJ\_FILES := build/main.o build/util.o build/foo.o


# Makefile automatic variables: '@' sign

- The @ sign in a Makefile is used to **suppress the command echo**. By default, when you run make, each command that is executed is printed to the terminal before it is executed. If you don't want the command to be echoed, you can prefix it with @.
- Example:




### Makefile automatic variables: '\$@'

- \$@ represents the full name of the target of the rule. The target is the file that the Makefile is currently trying to build.
- Example:



### Makefile automatic variables: '\$<'

- \$< represents the first prerequisite of the rule. The prerequisite is a file or set of files that the target depends on.
- Example:



- %.o is the target pattern (e.g., main.o).
- %.c is the prerequisite pattern (e.g., main.c)
- \$< will expand to the first prerequisite, which is the source file (main.c)</li>
- \$@ will expand to the target, which is the object file (main.o)

#### References

#### Dive into Systems

17.5 make and Makefiles (<a href="https://diveintosystems.org/book/Appendix2/makefiles.html">https://diveintosystems.org/book/Appendix2/makefiles.html</a>)

Makefile official manual (https://www.gnu.org/software/make/manual/make.html)

Understanding and Using Makefile Flags (https://earthly.dev/blog/make-flags)

Cmake (<a href="https://cmake.org">https://cmake.org</a>) (<a href="https://cmake.org">https://cmake.org</a>) (<a href="https://cmake.org">https://cmake.org</a>)