

M. Morris MANO - solution manual computer system architecture

Computer Architecture (PSG College of Technology)

SOLUTIONS MANUAL M. MORRIS MANO

COMPUTER SYSTEM ARCHITECTURE

Third Edition

Solutions Manual Computer System Architecture

TABLE OF CONTENTS

Chapter 1	4
Chapter 2	11
Chapter 3	16
Chapter 4	20
Chapter 5	26
Chapter 6	34
Chapter 7	45
Chapter 8	51
Chapter 9	59
Chapter 10	63
Chapter 11	80
Chapter 12	89
Chapter 13	95

CHAPTER 1

1.1

ABC	A•B•C	(A•B•C)'	A'	B'	C'	A'+B'+C'
000	0	1	1	1	1	1
0 0 1	0	1	1	1	0	1
010	0	1	1	0	1	1
0 1 1	0	1	1	0	0	1
100	0	1	0	1	1	1
101	0	1	0	1	0	1
110	0	1	0	0	1	1
111	1	0	0	0	0	0

1.2

ABC	A⊕B	$A \oplus B \oplus C$
000	0	0
0 0 1	0	1
0 1 0	1	1
0 1 1	1	0
100	1	1
101	1	0
110	0	0
111	0	1

1.3

(a)
$$A + AB = A(1 + B) = A$$

(b)
$$AB + AB' = A(B + B') = A$$

$$(c)$$
 A'BC + AC = $(A'B + A) = C(A' + A)(B + A) = (A + B)C$

(d)
$$A'B + ABC' + ABC = A'B + AB(C' + C) = A'B + AB = B(A' + A) = B$$

1.4

(a)
$$AB + A (CD + CD') = AB + AC (D + D') = A (B + C)$$

(b)
$$(BC' + A'D) (AB' + CD')$$

$$= \frac{ABB'C'}{0} + \frac{A'AB'D}{0} + \frac{BCC'D'}{0} + \frac{A'CD'D}{0} = 0$$

1.5

(a)
$$(A + B)'(A' + B') = (A'B')(AB) = 0$$

(b)
$$A + A'B + A'B' = A + A'(B + B') = A + A' = 1$$

(a) F =
$$x'y + xyz'$$

F' = $(x + y')(x' + y' + z) = x'y' + xy' + y' + xz + y'z$
= $y'(1 + x' + x + z) + xz = y' + xz$

(b)
$$F \cdot F' = (x'y + xyz') (y' + xz) = 0 + 0 + 0 + 0 = 0$$


(c)
$$F + F' = x'y + xyz' + y' + xz (y + y')$$

= $x'y + xy(z' + z) + y' (1 + xz) = x'y + xy + y'$
= $y(x' + x) + y' = y + y' = 1$

1	7

(a)	
хух	F
000	0
0 0 1	1
010	0
011	0
100	0
101	1
110	0
111	1


(b)
$$F = xy'z + x'y'z + xyz$$




(c)
$$F = xy'z + x'y'z + xyz$$

= $y'z(x + x') + xz(y + y')$
= $y'z + xz$







(a)




(b)



(c)




(d)




1.9 (a)







(b)



(c)




(d)




1.10

(a)



(b)




- (1) F = xy + z'
 - F' = x'z + y'z
- F = (x + z') (y + z')(2)


- F = AC' + CD + B'D
- (1) (2) F = (A + D) (C' + D) (A + B'+C)


1.11


(a)


(b)















1.13



(a)
$$F = x'z' + w'z$$

(b) =
$$(x' + z) (w' + z')$$

1.14


$$S = x'y'z + x'yz' + xy'z' + xyz$$

$$= x'(y'z + yz') + x(y'z' + yz)$$

$$= x'(y \oplus z) + x(y \oplus z)'$$
See Fig. 1.2
$$= x(y \oplus z) + x(y \oplus z)'$$

$$= x \oplus y \oplus z$$
(Exclusive - NDR)


хуz	F
000	0
0 0 1	0
010	0
0 1 1	1
100	0
101	1
110	1
111	1




ABC
0 0 1
0 1 0
0 1 1
100
0 1 1
100
101
111

c = z'

By inspection




1.17



When D = 0; J = 0, K = 1, Q \rightarrow 0 When D = 1; J = 1, K = 0, Q \rightarrow 1

1.18 See text, Section 1.6 for derivation.


(a)
$$D_A = x'y + xA; D_B = x'B + xA; z = B$$



(b)


Present state	<u>Inputs</u>	Next st	ate Output
AB	ху	AΒ	Z
0 0	0 0	0 0	0
0 0	0 1	10	0
0 0	1 0	0 0	0
0 0	11	0 0	0
0 1	0 0	0 1	1
0 1	0 1	11	1
0 1	1 0	0 0	1
0 1	11	0 0	1
1 0	0 0	0 0	0
1 0	0 1	10	0
10	1 0	11	0
10	11	11	0
11	0 0	0 1	1
11	0 1	11	1
11	1 0	11	1
11	11	11	1






1.21 Count up-down binary counter with table E

		ary counter wit		
Present	Inputs	Next	Flip-flop	
state		state	inputs	
AΒ	EX	AB	$J_A K_A$	$J_B K_B$
0 0	0 0	0 0	0 X	0 X
0 0	0 1	0 0	0 X	0 X
0 0	10	11	1 X	1 X
0 0	11	0 1	0 X	1 X
0 1	0 0	0 1	0 X	X 0
0 1	01	0 1	0 X	X 0
0 1	10	0 0	0 X	X 1
0 1	11	10	1 X	X 1
10	0 0	10	X 0	0 X
10	0 1	10	X 0	0 X
10	10	0 1	X 1	1 X
10	11	11	X 0	1 X
11	0 0	11	X 0	X 0
11	0 1	11	X 0	X 0
11	10	10	X 0	X 1
11	11	0 0	X 1	X 1





CHAPTER 2


2.1


		<u>TTL</u>	<u> JC</u>
(a)	Inverters – 2 pins each	12/2 = 6 gates	7404
(b)	2-input XOR – 3 pins each	12/3 = 4 gates	7486
(c)	3-input OR – 4 pins each	12/4 = 3 gates	
(d)	4-input AND – 5 pins each	12/5 = 2 gates	7421
(e)	5-input NOR – 6 pins each	12/6 = 2 gates	74260
(f)	8-input NAND – 9 pins	1 gate	7430
(g)	JK flip-flop – 6 pins each	12/6 = 2 FFs	74107

2.2

- (a) 74155 Similar to two decoders as in Fig. 2.2.
- (b) 74157 Similar to multiplexers of Fig. 2.5.
- (c) 74194 Similar to register of Fig. 2.9.
- (d) 74163 Similar to counter of Fig. 2.11


2.3







2.5 Remove the inverter from the E input in Fig. 2.2(a).

2.6




If all inputs equal 0 or if only $D_0 = 1$: the outputs $A_2A_1A_0 = 000$. Needs one more output to recognize the all zeros input condition.





S_1S_0	$Y_A Y_B$
0 0	A_0 B_0
0 1	$A_1 B_1$
1 0	A_2 B_2
1 1	$\begin{array}{cccc} A_0 & B_0 \\ A_1 & B_1 \\ A_2 & B_2 \\ A_3 & B_3 \end{array}$

Function table




When the parallel load input = 1, the clock pulses go through the AND gate and the data inputs are loaded into the register when the parallel load input = 0, the output of the AND gate remains at 0.

2.10

The buffer gate does not perform logic. It is used for signal amplification of the clock input.

2.11




One stage of Register Fig. 2.7

Load	Clear	D	Operation
0	0	Q(t)	no change
0	1	0	Clear to 0
1	X	I_0	load I ₀

Function table


2.12




2.13

Serial transfer: One bit at a time by shifting. Parallel transfer: All bits at the same time. Input serial data by shifting—output data in parallel. Input data with parallel load—output data by shifting.









2.16 (a) 4; (b) 9





2.18 After the count reaches N - 1 = 1001, the register loads 0000 from inputs.




		Address	Data
		lines	lines
(a)	$2K \times 16 = 2^{11} \times 16$	11	16
(b)	$64K \times 8 = 2^{16} \times 16$	16	8
(c)	$16M \times 32 = 2^{24} \times 32$	24	32
(d)	$4G \times 64 = 2^{32} \times 64$	32	64

- (a)
- $2K \times 2 = 4K = 4096$ bytes $64K \times 1 = 64K = 2^{16}$ bytes $2^{24} \times 4 = 2^{26}$ bytes $2^{32} \times 8 = 2^{35}$ bytes (b)
- (c)

2.21

$$\frac{4096 \! \times \! 16}{128 \! \times \! 8} \! = \! \frac{2^{12} \! \times \! 2^4}{2^7 \! \times \! 2^3} \! = \! 2^6 = \! 64 \text{ chips}$$

2.22



2.23

12 data inputs + 2 enable inputs + 8 data outputs + 2 for power = 24 pins.

CHAPTER 3

```
3.1
(101110)_2 = 32 + 8 + 4 + 2 = 46
(1110101)_2 = 64 + 32 + 16 + 4 + 1 = 117
(110110100)_2 = 256 + 128 + 32 + 16 + 4 = 436
3.2
(12121)_3 = 3^4 + 2 \times 3^3 + 3^2 + 2 \times 3 + 1 = 81 + 54 + 9 + 6 + 1 = 151
(4310)_5 = 4 \times 5^3 + 3 \times 5^2 + 5 = 500 + 75 + 5 = 580
(50)_7 = 5 \times 7 = 35
(198)_{12} = 12^2 + 9 \times 12 + 8 = 144 + 108 + 8 = 260
3.3
               = 1024 + 128 + 64 + 15 = 2^{10} + 2^7 + 2^6 + 2^3 + 2^2 + 2 + 1 = (100110011111)_0
(1231)_{10}
               = 512 + 128 + 32 + 1 = 2^9 + 2^7 + 2^5 + 1 = (1010100001)_2
(673)_{10}
               = 1024 + 512 + 256 + 128 + 64 + 8 + 4 + 2
(1998)_{10}
               = 2^{10} + 2^9 + 2^8 + 2^7 + 2^6 + 2^3 + 2^2 + 2^1 = (11111001110)_2
3.4
(7562)_{10} = (16612)_8
(1938)_{10} = (792)_{16}
(175)_{10} = (10101111)_2
3.5
(F3A7C2)_{16} = (1111\ 0011\ 1010\ 0111\ 1100\ 0010)_2
            = (74723702)_8
3.6
(x^2 - 10x + 31)_r = [(x - 5) (x - 8)]_{10}
= x^2 - (5 + 8)_{10} x + (40)_{10} x
Therefore: (10)_r = (13)_{10}
                                                     r = 13
Also (31)_r = 3 \times 13 + 1 = (40)_{10}
(r = 13)
3.7
(215)_{10} = 128 + 64 + 16 + 7 = (11010111)_2
       000011010111
                                      Binary
(a)
       000 011
                              111
                                      Binary coded octal
(b)
                      010
                        2
                               7
        0
                 3
       0000 1101 0111
(c)
                                      Binary coded hexadecimal
                 D
                        7
        0
(d)
       0010 0001 0101
                                      Binary coded decimal
         2
                 1
                        5
3.8
(295)_{10} = 256 + 32 + 7 = (100100111)_2
       0000 0000 0000 0001 0010 0111
(a)
(b)
       0000 0000 0000 0010 1001 0101
                      00111001
(c)
       10110010
                                      00110101
```

3.10

JOHN DOE

87650123; 99019899; 09990048; 999999.

3.12

876100; 909343; 900000; 000000

3.13

3.14

- 6887 - 080


3.15

(a) (b) (c) (d)
$$11010 + 10000 + 100100 + 100100 + 100100 + 100000 + 0101100 + 01000000$$
(26 - 16 = 10) (26 - 13 = 13) -101100 (84 - 84 = 0) $(4 - 48 = -44)$

3.16

$$+42 = 0101010$$
 $+13 = 0001101$ $-42 = 1010110$ $-13 = 1110011$ $(+42) 0101010$ $(-42) 1010110$ $(-13) 1110011$ $(+29) 0011101$ $(-29) 1100011$

3.17 01 \leftarrow last two carries \rightarrow 10



3.20

$$46.5 = 32 + 8 + 4 + 2 + 0.5 = (101110.1)_2$$

Sign

<u>0101110100000000</u>	<u>00000110</u>
24-bit mantissa	8-bit exponent (+6)

3.21 (a)

D! I	0
Decimal	Gray code
16	11000
17	11001
18	11011
19	11010
20	11110
21	11111
22	11101
23	11100
24	10100
25	10101
26	10111
27	10110
28	10010
29	10011
30	10001
31	10000

(b)

(6)		
Decimal	Exess-3	Gray
9	0010	1010
10	0110	1010
11	0110	1110
12	0110	1111
13	0110	1101
14	0110	1100
15	0110	0100
16	0110	0101
17	0110	0111
18	0110	0110
19	0110	0010
20	0111	0010

3.22 8620

(a)	BCD	1000	0110	0010	0000	
(b)	XS-3	1011	1001	0101	0011	
(c)	2421	1110	1100	0010	0000	

(d) Binary 100001101100 (8192 + 256 + 128 + 32 + 8 + 4)

3.23

	BCD with	BCD with
<u>Decimal</u>	even parity	odd parity
0	00000	10000
1	10001	00001
2	10010	00010
3	00011	10011
4	10100	00100
5	00101	10101
6	00110	10110
7	10111	00111
8	11000	01000
9	01001	11001

3.24

3.25

АВ	Y = A⊕B
0 0	0
0 1	1
10	1
11	0

CD	$Z = C \oplus D$
0 0	0
0 1	1
10	1
11	0

y z x = y⊕z

0 0 0

0 1 1 ←
$$\begin{bmatrix} AB = 00 \text{ or } 11 \\ CD = 01 \text{ or } 10 \end{bmatrix}$$


1 0 1 ← $\begin{bmatrix} AB = 01 \text{ or } 10 \\ CD = 00 \text{ or } 11 \end{bmatrix}$

3.26


Same as in Fig. 3.3 but without the complemented circles in the outputs of the gates. $P = x \oplus y \oplus z$

Error = $x \oplus y \oplus z \oplus P$

CHAPTER 4



4.2



$T_0T_1T_2T_3$	S ₁ S ₀ R ₃ load
0 0 0 0	X X 0
0 0 0 0 1 0 0 0	0 0 1
0 1 0 0	0 1 1
0 0 1 0	1 0 1
0 0 0 1	1 1 1

$$S_1 = T_2 + T_3$$

 $S_0 = T_1 + T_3$
load = $T_0 + T_1 + T_2 + T_3$


4.3

P: R1 ← R2 P'Q: R1 ← R3

4.4

Connect the 4-line common bus to the four inputs of each register. Provide a "load" control input in each register. Provide a clock input for each register.


To transfer from register C to register A: Apply $S_1S_0 = 10$ (to select C for the bus.) Enable the load input of A Apply a clock pulse.





- (a) 4 selection lines to select one of 16 registers.
- (b) 16 × 1 multiplexers.
- (c) 32 multiplexers, one for each bit of the registers.

4.7


- (a) Read memory word specified by the address in AR into register R2.
- (b) Write content of register R3 into the memory word specified by the address in AR.
- (c) Read memory word specified by the address in R5 and transfer content to R5 (destroys previous value)








4.11




4.12

M A B Sum Cu	
0 0111 + 0110 1101 0 7 + 6 =	: 13
0 1000 + 1001 0001 1 8 + 9 =	: 16 + 1
1 1100 – 1000 0100 1 12 – 8	= 4
1 0101 – 1010 1011 0 5 – 10	= -5(in 2's comp.)
<u>1 0000 – 0001 1111 0</u> 0 –1 =	-1 (in 2's comp.)


4.13 A - 1 = A + 2's complement of 1 = A + 1111








S	Cin	Χ	Υ	
0	0	Α	В	(A + B)
0	1	Α	0	(A + 1)
1	0	Α	1	(A - 1)
1	1	Α	$\overline{\mathrm{B}}$	(A - B)



4.16 4×1 $F_{\rm i}$ MUX Binary Value of F_i 2

 $i = 0, 1, 2, \dots, 15$



4.18

$$A \leftarrow A \oplus B 01101101$$

4.19

1010

(c) AR =
$$11110001_{(-1)}$$

$$CR = 10101000$$

$$AR = \overline{01001001}$$
; $BR = 00000000$; $CR = 10101000$;

4.20

R = 10011100

Arithmetic shift right: 11001110

Arithmetic shift left: 00111000

overflow because a negative number changed to

positive.

$$R = 11011101$$

S = 1 Shift left $A_0 A_1 A_2 A_3 I_L$

- (a) Cannot complement and increment the same register at the same time.
- (b) Cannot transfer two different values (R₂ and R₃) to the same register (R₁) at the same time.
- (c) Cannot transfer a new value into a register (PC) and increment the original value by one at the same time.

CHAPTER 5

5.1

$$256 \text{ K} = 2^8 \times 2^{10} = 2^{18}$$

 $64 = 2^6$

(a) Address: 18 bits
Register code: 6 bits
Indirect bit: 1 bit

 $\overline{25}$ 32 – 25 = 7 bits for opcode.

(b) 1 7 6 18 = 32 bits

I	opcode	Register	Address
---	--------	----------	---------

(c) Data; 32 bits; address: 18 bits.

5.2

A direct address instruction needs two references to memory: (1) Read instruction; (2) Read operand.

An indirect address instruction needs three references to memory:

(1) Read instruction; (2) Read effective address; (3) Read operand.

5.3

- (a) Memory read to bus and load to IR: $IR \leftarrow M[AR]$
- (b) TR to bus and load to PC: $PC \leftarrow TR$
- (c) AC to bus, write to memory, and load to DR: DR ← AC, M[AR]← AC
- (d) Add DR (or INPR) to AC: $AC \leftarrow AC + DR$

5.4

		(1)	(2)	(3)	(4)
		$S_2S_1S_0$	Load(LD)	Memory	<u>Adder</u>
(a)	$AR \leftarrow PC$	010 (PC)	AR	_	_
(b)	$IR \leftarrow M[AR]$	111 (M)	IR	Read	_
(c)	M[AR] ← TR	110 (TR)	_	Write	_
(d)	DR ← AC	100 (AC)	DR and	_	Transfer
. ,	$AC \leftarrow DR$	` ,	AC		DR to AC

5.5

(a) IR ← M[PC] PC cannot provide address to memory. Address must be transferred to AR first

$$IR \leftarrow M[AR]$$

(b) AC ← AC + TR Add operation must be done with DR. Transfer TR to DR first.

$$DR \leftarrow TR$$

 $AC \leftarrow AC + DR$

(c) DR ← DR + AC Result of addition is transferred to AC (not DR). To save value of AC its content must be stored temporary in DR (or TR).

$$AC \leftarrow DR$$
, $DR \leftarrow AC$ (See answer to Problem 5.4(d)) $AC \leftarrow AC + DR$ $AC \leftarrow DR$, $DR \leftarrow AC$


5.6

(a)
$$0001 \ 0000 \ 0010 \ 0010$$
 = $(1024)_{16}$
ADD content of M[024] to AC ADD 024

(b)
$$\frac{1}{1} \frac{011}{STA} \frac{0001 \quad 0010 \quad 0100}{(124)_6}$$
 = (B124)₁₆
Store AC in M[M[124]] STA I 124

(c)
$$0.0111 = 0.000 = 0.010 = 0.000$$
 = $(7020)_{16}$ INC

5.7 CLE Clear E CME Complement E



	Е	AC	PC	AR	IR
Initial	1	A937	021	_	_
CLA	1	0000	022	800	7800
CLE	0	A937	022	400	7400
CMA	1	56C8	022	200	7200
CME	0	A937	022	100	7100
CIR	1	D49B	022	080	7080
CIL	1	526F	022	040	7040
INC	1	A938	022	020	7020
SPA	1	A937	022	010	7010
SNA	1	A937	023	800	7008
SZA	1	A937	022	004	7004
SZE	1	A937	022	002	7002
HLT	1	A937	022	001	7001

5.10

0.10					
	PC	AR	DR	AC	IR
Initial	021	_	_	A937	
AND	022	083	B8F2	A832	0083
ADD	022	083	B8F2	6229	1083
LDA	022	083	B8F2	B8F2	2083
STA	022	083	_	A937	3083
BUN	083	083	_	A937	4083
BSA	084	084	_	A937	5083
ISZ	022	083	B8F3	A937	6083

5.11

	PC	AR	DR	IR	SC
Initial	7FF				0
T ₀	7FF	7FF	_	_	1
T ₁	800	7FF		EA9F	2
T ₂	800	A9F	_	EA9F	3
T ₃	800	C35	_	EA9F	4
T ₄	800	C35	FFFF	EA9F	5
T ₅	800	C35	0000	EA9F	6
T ₆	801	C35	0000	EA9F	0

5.12

(a) 9 = (1001)

1<u>(001)</u> I=1 ADD

ADD I 32E

Memory

3AF	932E
32E	09AC
9AC	8B9F

AC = 7EC3

(b)
$$AC = 7EC3$$
 (ADD) $DR = 8B9F$ $0A62$

(E=1)


5.13

XOR	D_0T_4 : D_0T_5 :	$DR \leftarrow M[AR]$ $AC \leftarrow AC \oplus DR, SC \leftarrow 0$
<u>ADM</u>	$\begin{array}{ccc} D_1 T_4 & : \\ D_1 T_5 & : \\ D_1 T_6 & : \end{array}$	·
<u>SUB</u>	D_2T_5 : D_2T_6 :	$\begin{array}{l} DR \; \leftarrow \; M[AR] \\ DR \; \leftarrow \; AC, \; AC \; \leftarrow \; DR \\ AC \; \leftarrow \; \overline{AC} \\ AC \; \leftarrow \; AC + 1 \\ AC \; \leftarrow \; AC + DR, \; SC \; \leftarrow 0 \end{array}$
XCH	D ₃ T ₄ : D ₃ T ₅ :	$DR \leftarrow M[AR]$ $M[AR] \leftarrow AC, AC \leftarrow DR, SC \leftarrow 0$
<u>SEQ</u>		DR \leftarrow M[AR] TR \leftarrow AC, AC \leftarrow AC \oplus DR If (AC = 0) then (PC \leftarrow PC + 1), AC \leftarrow TR, SC \leftarrow 0
<u>BPA</u>	D ₅ T ₄ :	If $(AC = 0 \land AC (15) = 0)$ then $(PC \leftarrow AR)$, $SC \leftarrow 0$

5.14


Converts the ISZ instruction from a memory-reference instruction to a register-reference instruction. The new instruction ICSZ can be executed at time T_3 instead of time T_6 , a saving of 3 clock cycles.

5.15 Modify fig. 5.9.



5.16

(a)



(b)




(c)
$$T_0$$
: IR \leftarrow M(PC), PC \leftarrow PC + 1

$$T_1$$
: AR(0-7) \leftarrow M[PC], PC \leftarrow PC + 1

$$T_2$$
: AR(8–15) \leftarrow M[PC], PC \leftarrow PC +1

$$T_3$$
: DR \leftarrow M [AR]





- 1. Read 40-bit double instruction from memory to IR and then increment PC.
- 2. Decode opcode 1.
- 3. Execute instruction 1 using address 1.
- 4. Decode opcode 2.
- 5. Execute instruction 2 using address 2.
- 6. Go back to step 1.

5.18

- (a) BUN 2300
- (b) ION

BUN 0 I (Branch indirect with address 0)






5.21

From Table 5.6: (
$$Z_{DR}$$
 = 1 if DR = 0 ; Z_{AC} = 1, if AC = 0) INR (PC) = R'T₁ + RT₇ + D₆T₆Z_{DR} + PB₉ (FGI) + PB₈ (FGO) + rB₄ + (AC₁₅)' + rB₃ (AC₁₅) + rB₂Z_{AC} + rB₁E' LD (PC) = D₄T₄ + D₅T₅ CLR(PC) = RT₁ The logic diagram is similar to the one in Fig. 5.16.

5.22 Write =
$$D_3T_4 + D_5T_4 + D_6T_6 + RT_1$$
 (M[AR] $\leftarrow xx$)

5.23


$$(T_0 + T_1 + T_2)'$$
 (IEN) (FGI + FGO) : $R \leftarrow 1$
 RT_2 : $R \leftarrow 0$




5.24

X₂ places PC onto the bus. From Table 5.6:

 R^{2} places T C of the title bas. From Table 5.6. R^{2} T_{0} : $AR \leftarrow PC$ R^{2} T_{0} : T_{0} : T_{0} T_{0



5.25 From Table 5.6: CLR (SC) = $RT_2 + D_7T_3$ (I'+I) + $(D_0 + D_1 + D_2 + D_5) T_5 + (D_3 + D_4) T_4 + D_6T_6$



CHAPTER 6

```
6.1
                   <u>AC</u>
                         <u>PC</u>
                                <u>IR</u>
010
      CLA
                   0000 011
                                7800
011
      ADD
                   C1A5 012
                                1016
            016
012
      BUN
            014
                   C1A5 014
                               4014
013
                   8184 014
                               7001
      HLT
014
      AND
            017
                   8184
                         015
                               0017
015
      BUN
            013
                         013
                   8184
                               4013
      C1A5
016
017
      93C6
      (C1A5)_{16}
                         1100 0001
                                      1010 0101
                   =
                                                         AND
                         1001
                               0011
                                      1100
                                            0110
      (93C6)_{16}
                   =
                         1000
                               0001
                                      1000
                                            0100 =
                                                         (8184)_{16}
6.2
                                      <u>Ac</u>
100
                   BSA
      5103
                         103
101
      7200
                 ► CMA
                                      FFFE A ← Answer
102
      7001
                   HLT
103
      0000
                  5101
                        ← Answer
104
      7800
                   CLA
                                      0000
105
      7020
                   INC
                                      0001
106
      C103

    BUN 103 I


                                A more efficient compiler
6.3
                                will optimize the machine
CLA
                                code as follows:
          SUM=0
STA SUM
LDA
     SUM
                                LDA A
ADD
       A
                                ADD B
          SUM=SUM + A + B
ADD
       В
                                STA
                                       SUM
STA
     SUM
                                LDA
                                      C
LDA
     C
                                CMA
CMA
                                INC
INC
          DIF=DIF-C
ADD
     DIF
                                ADD
                                      DIF
STA
     DIF
                                STA
                                       DIF
LDA
     SUM
                                ADD
                                      SUM
ADD DIF
          SUM=SUM+DIF
                                STA
                                       SUM
STA SUM
```

A line of code such as: LDA I is interpreted by the assembler (Fig. 6.2) as a two symbol field with I as the symbolic address. A line of code such as: LDA I I is interpreted as a three symbol field. The first I is an address symbol and the second I as the Indirect bit.

Answer: Yes, it can be used for this assembler.

6.5

The assembler will not detect an ORG or END if the line has a label; according to the flow chart of Fig. 6.1. Such a label has no meaning and constitutes an error. To detect the error, modify the flow chart of Fig. 6.1:



(a)	Memory word	<u>Characters</u>	<u>Hex</u>	<u>Binary</u>
	1	DE	44 45	0100 0100 0100 0101
	2	C Space	43 20	0100 0011 0010 0000
	3	-3	2D 33	0010 1101 0011 0011
	4	5 CR	35 OD	0011 0101 0000 1101

(b)
$$(35)_{10} = (0000\ 0000\ 0010\ 0011)_2$$


- 35 \rightarrow 1111 1111 1101 1101 = (FFDD)₁₆


6.7 (a)		
LÓP	105	$(100)_{10} = (0000\ 0000\ 0110\ 0100)_2$
ADS	10B	,
PTR	10C	$(-100)_{10}$ = (1111 1111 1001 1100) ₂ = (FF9C) ₁₆
NBR	10D	$(75)_{10} = (0000\ 0000\ 0100\ 1011)_2 = (0048)_{16}$
CTR	10E	,_ ,,,
SUM	10F	$(23)_{10} = (0000\ 0000\ 0001\ 0111)_2 = (0017)_{17}$

(b)

<u>Loc</u>	<u>Hex</u>	<u>ORG</u>	<u>100</u>	<u>Loc</u>	<u>Hex</u>		
100	210B	LDA	ADS	10B	0150 A	ADS,	HEX 150
101	310C	STA	PTR	10C	0000 F	PTR,	HEX 0
102	210D	LDA	NBR	10D	FF9C N	NBR,	DEC-100
103	310E	STA	CTR	10E	0000	CTR,	HEX 0
104	7800	CLA		10F	0000	SJH,	HEX 0
105	910C	LOP, ADD	PTR I				ORG 150
106	610C	ISZ	PTR	150	004B		DEC 150
107	610E	ISZ	CTR	:	:		:
108	4105	BUN	LOP	•			
109	310F	STA	SUM	1B3	0017		DEC 23
10A	7001	HLT					END

6.8 Modify flow chart of Fig. 6.1





(a) MRI Table

wo	rd	<u>Symbol</u>	<u>HEX</u>
	Γ1	AN	41 4D
	2	D Space	44 20
AND	3	A N D Space value	00 00
	[4	A D D space value	41 44
ADD	5	D space	44 20
	6	value	10 00
		etc.	

(b) non - MRI Table

6.11

LDA	В	
CMA		
INC		
ADD	Α	/Form A-B
SPA		/skip if AC positive
BUN	N10	/(A-B) < 0, go to N 10
SZA		/skip if AC = 0
BUN	N30	/(A-B) > 0, go to N30
BUN	N20	/(A-B) = 0, go to N20

6.12

(a) The program counts the number of 1's in the number stored in location WRD. Since WRD = $(62C1)_{16}$ = $(0110\ 0010\ 1100\ 0001)_2$ number of 1's is 6; so CTR will have $(0006)_{16}$

(b)				
100	7400	ORG CLE	100	
101 102 103	7800 3110 2111	CLA STA LDA	CTR WRD	/Initialize counter to zero
104 105	7004 4107	SZA BUN	ROT	
106	410F	BUN	STP	/ Word is zero; stop with CTR =0
107 108	7040 7002	ROT, CIL SZE		/Bring bit to E
109 10A	410B 4107	BUN BUN	AGN ROT	/bit = 1, go to count it /bit = 0, repeat
10B 10C 10D	7400 6110 7004	AGN, CLE ISZ SZA	CTR	/Increment counter /check if remaining bits = 0
10E 10F	4107 7001	BUN STP, HLT	ROT	/No; rotate again /yes; stop
110 111	0000 62C1	CTR, HEX WRD, HEX END	O 62C1	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
6.13 (100) ₁₆ = (25	56) ₁₀ 500	0 to 5FF → (256) ₁₀	locations	
ORG LDA	100 ADS			
STA LDA	PTR	/Initialize pointer		
STA CLA	CTR	/Initialize counter	to –256	
LOP, STA ISZ ISZ BUN	PTR I PTR CTR LOP	/store zero		
HLT ADS, HEX PTR, HEX	500 0			

NBR, DEC

CTR, HEX

END

-256

0

```
LDA
              Α
                   /Load multiplier
     SZA
                   /Is it zero?
     BUN
            NZR
     HLT
                   /A=0, product = 0 in AC
NZR, CMA
      INC
            CTR
     STA
                   /Store –A in counter
                   /Start with AC = 0
     CLA
LOP, ADD
              В
                   /Add multiplicand
      ISZ
            CTR
     BUN
            LOP
                   /Repeat Loop A times
     HLT
  A, DEC
                   /multiplier
  B, DEC
                   /multiplicand
CTR, HEX
              0
                   /counter
     END
```

The first time the program is executed, location CTR will go to 0. If the program, is executed again starting from location $(100)_{16}$, location CTR will be incremented and will not reach 0 until it is incremented $2^{16} = 65,536$ times, at which time it will reach 0 again.

We need to initialize CTR and P as follows:


```
LDA NBR
STA CTR
CLA
STA P

Program


NBR, DEC-8
CTR, HEX 0
P, HEX 0
```

6.16

Multiplicand is initially in location XL. Will be shifted left into XH (which has zero initially). The partial product will contain two locations PL and PH (initially zero). Multiplier is in location Y. CTR = -16



6.17 If multiplier is negative, take the 2's complement of multiplier and multiplicand and then proceed as in Table 6.14 (with CTR = -7). Flow-Chart :



```
6.18
        C \leftarrow A - B
             CLE
                                 To form a double-precision
             LDA BL
                                 2's complement of subtrahend
                                       BH + BL,
             CMA
             INC
                                 a 1's complement is formed and 1 added once.
             ADD AL
             STA AL
             CLA
Save
             CIL
                                 Thus, BL is complemented and incremented
Carry
             STA
                                 while BH is only complemented.
                   TMP
             LDA
                   BH
                                 Location TMP saves the carry
             CMA
             ADD
                   ΑН
                                 from E while BH
                                 is complemented.
             ADD
                   TMP
Add carry →
             STA
                   CH
             HLT
  TMP,
             HEX
                   0
6.19
z = x \oplus y = xy' + x'y = [(xy')' \cdot (x'y)']'
LDA
             Υ
CMA
                          AND
                                TMP
             Χ
                          CMA
AND
CMA
                          STA
                                Ζ
             TMP
STA
                          HLT
LDA
             Χ
                   Χ,
CMA
AND
CMA
                    TMP,
6.20
      LDA
           Χ
      CLE
      CIL
                   /zero to low order bit; sign bit in E
      SZE
      BUN
                                                              = 0
            ONE
      SPA
      BUN OVF
                                                       AC(1)
                                                                            AC(1)
      BUN EXT
ONE, SNA
                                                          = 0
                                                                               = 1
                                                                  OVF
      BUN OVF
EXT, HLT
                                                                   O.K.
```


Calling	progra	am_		subrou	<u>utine</u>	
BSA	SUB		SUB,	HEX	0	
HEX	1234	/subtrahend		LDA	SUB	I
HEX	4321	/minuend		CMA		
HEX	0	/difference		IN		
				ISZ	SUB	
				ADD	SUB I	
				ISZ	SUB	
				STA	SUB	
				ISZ	SUB	
				BUN	SUB	ı

6.22


<u>Callin</u>	<u>g Progr</u>	<u>am</u>		CMA		
BSA	CMP			INC		
HEX	100	/starling address		STA	CTR	
DEC	32	/number of words	LOP,	LDA	PTR	I
				$CM\Delta$		


Subroutine

				STA	PIR I	
CMP,	HEX	0		ISZ	PTR	
	LDA	CMP I		ISZ	CTR	
	STA	PTR		BUN	LOP	
	ISZ	CMP		ISZ	CMP	
	LDA	CMP I		BUN	CMP	
			PTR,			
			CTR,			




6.24							
	LDA	ADS				BUN	LOP
	STA	PTR				HTA	
	LDA	NBR		ΑĽ	S,	HEX	400
	STA	CTR		PT	R,	HEX	0
LOP,	BSA	IN2	/subroutine Table 6.20				
	STA	PTR I		NE	3R,	DEC	-512
	ISZ	PTR		CT	ĪR,	HEX	0
	ISZ	CTR					





6	.2	7

- 1							
<u>L</u>	<u>ocatio</u> i	<u>n </u>	lex code				
	200		3213	SRV,	STA	SAC	
	201		7080		CIR		
	202		3214		STA	SE	
	203		F200		SKI		
	204		4209		BUN	NXT	
	205		F800		INP		
	206		F400		OUT		
	207		B215		STA	PT1	I
					ISZ	PT1	
	208		6215	NXT,	SKO		
	209		F100				
	20A		420E		BUN	EXT	
	20B		A216		LDA	PT2	I
	20C		F400		OUT		
	20D		6216		ISZ	PT2	
	20E		2214	EXT,	LDA	SE	
	20F		7040		CIL		
	210		2213		LDA	SAC	
	211		F080		ION		_
	212		C000		BUN	ZR0	I
	213		0000	SAC,			
	214		0000	SE,			
	215		0000	PT1,			
	216		0000	PT2,			
00							
28	ОТА	040			NIXT		B 4.0



CHAPTER 7

7.1


A microprocessor is a small size CPU (computer on a chip). Microprogram is a program for a sequence of microprerations. The control unit of a microprocessor can be hardwired or microprogrammed, depending on the specific design. A microprogrammed computer does not have to be a microprocessor.

7.2

Hardwired control, by definition, does not contain a control memory.


7.3

Micro operation - an elementary digital computer operation. Micro instruction - an instruction stored in control memory. Micro program - a sequence of microinstructions. Micro code - same as microprogram.



frequency of each clock =
$$\frac{1}{100 \times 10^{-9}} = \frac{1000}{100} \times 10^6 = 10 \, \text{MHz}$$
.

If the data register is removed, we can use a single phase clock with a frequency of $\frac{1}{90\times10^{-9}}$ = 11.1MHz.



- (b) 4 bits
- (c) 2 bits

Control memory = $2^{12} \times 24$

- (a) 12 bits
- (b) 12 bits
- (c) 12 multiplexers, each of size 4-to-1 line.

7.7

- (a) 0001000 = 8
- (b) 0101100 = 44
- (c) 0111100 = 60

7.8

opcode = 6 bits control memory address = 11 bits



7.9



The ROM can be programmed to provide any desired address for a given inputs from the instruction.

7.10

Either multiplexers, three-state gates, or gate logic (equivalent to a mux) are needed to transfer information from many sources to a common destination.

7.11

	<u>F1</u>	<u>F2</u>	<u>F3</u>				
(a)	011	110	000	INCAC INC	CDR	NOP	
(b)	000	100	101	NOP	REA	D	INCPC
(c)	100	101	000	DRTAC	ACTI	DR .	NOP

(a)	READ	DR ← M[AR]	F2 = 100	<u>Binary</u>
	DRTAC	AC ← DR	F3 = 101	001 100 101
(b)	ACTDR DRTAC	DR ← AC AC ← DR	F2 = 101 F1 = 100	000 100 101

(c)	ARTPC	$PC \leftarrow AR$	F3 = 110	Impossible.
	DRTAC	$AC \leftarrow DR$	F1 = 100	Both use F1
	WRITE	$M[AR] \leftarrow DR$	F1 = 111 →	

If I = 0, the operand is read in the first microinstruction and added to AC in the

If I = 1, the effective address is read into DR and control goes to INDR2. The subroutine must read the operand into DR.

INDR 2:	DRTAR	U	JMP	NEXT
	READ	Ш	RFT	

7.14

(a) Branch if S = 0 and Z = 0 (positive and non-zero AC) – See last instruction in problem 7-16.

(b)	40	:	000	000	000	10 00	1000000
	41	:	000	000	000	11 00	1000000
	42	:	000	000	000	01 01	1000011
	43		000	000	110	00 00	1000000

7.15

(a)	60	:	CLRAC, COM	U	JMP	INDR CTS
	61	:	WRITE, READ	I	CALL	FETCH
	62	:	ADD, SUB	S	RET	63(NEXT)
	63		DRTAC INCDR	7	MAP	60

(b)

60 Cannot increment and complement AC at the same time. With a JMP to INDRCT, control does not return to 61. 61 Cannot read and write at the same time. The CALL

behaves as a JMP since there is no return from FETCH.

62 Cannot add and subtract at the same time. The RET will be executed independent of S.

The MAP is executed irrespective of Z or 60.

7.16

63


AND:	ORG 16 NOP READ AND	l U U	CALL JMP JMP	INDRCT NEXT FETCH
SUB:	ORG 20 NOP READ SUB	I U U	CALL JMP JMP	INDRCT NEXT FETCH
ADM :	ORG 24 NOP	I	CALL	INDRCT

	READ DRTAC, ACTDR ADD	U U U	JMP JMP JMP	NEXT NEXT EXCHANGE +2
BICL :	ORG 28 NOP READ DRTAC, ACTDR COM	l U U U	CALL JMP JMP JMP	(Table 7.2) INDRCT NEXT NEXT ANDOP
BZ : ZERO :	ORG 32 NOP NOP NOP ARTPC	Z U I U	JMP JMP CALL JMP	ZERO FETCH INDRCT FETCH
SEQ:	ORG 36 NOP READ DRTAC, ACTDR XOR (or SUB)	I U U	CALL JMP JMP JMP	INDRCT NEXT NEXT BEQ1
BEQ 1 :	ORG 69 DRTAC, ACTDR NOP INC PC	Z U U	JMP JMP JPM	EQUAL FETCH FETCH
BPNZ :	ORG 40 NOP NOP NOP ARTPC	S Z I U	JMP JMP CALL JMP	FETCH FETCH INDRCT FETCH
7.17				
ISZ : ZERO :	NOP READ INCDR DRTAC, ACTDR DRTAC, ACTDR WRITE WRITE, INCPC	I U U U Z U U	CALL JMP JMP JMP JMP JMP JMP	INDRCT NEXT NEXT NEXT (or past, INDRCT) ZERO FETCH FETCH
7.18 BSA :	NOP PCTDR, ARTPC WRITE, INCPC	l U U	CALL JMP JMP	INDRCT NEXT FETCH

From Table 7.1:

 $F3 = 101 (5) PC \leftarrow PC + 1$

 $F3 = 110 (6) PC \leftarrow AR$



7.20

A field of 5 bits can specify $2^5-1 = 31$ microoperations A field of $\frac{4}{9}$ bits can specify $2^4-1 = \frac{15}{46}$ microoperations


7.21


See Fig. 8.2 (b) for control word example.

(a) 16 registers need 4 bits; ALU need 5 bits, and the shifter need 3 bits, to encode all operations.


4	. 4	4	5	3 =	20 bits
SRC 1	SRC 2	DEST	ALU	SHIFT	

7.2	22						
<u>l</u> 2	I_1	I_0	Т	S_1	S_0	L	
0	0	0	0	0	1	0	AD1
0	0	0	1	0	0	0	INC(0)
0	0	1	0	0	1	0	AD(1)
0	0	1	1	0	1	0	AD(1)
0	1	0	0	0	0	0	INC(0)
0	1	0	1	0	1	0	AD(1)
0	1	1	0	1	0	0	RET(a)
0	1	1	1	1	0	0	RET(a)
1	0	0	0	0	0	0	INC(0)
1	0	0	1	0	0	0	INC(0)
1	0	1	0	0	1	0	AD(1)
1	0	1	1	0	1	0	AD(1)
1	1	0	0	0	0	0	INC(0)
1	1	0	1	0	1	1	CALL(1)
1	1	1	0	1	1	0	MAP(3)
_1	1	1	1	1	1	0	MAP(3)






- (a) See Fig. 4–8 (chapter 4)
- (b)



7.24

P is used to determine the polarity of the selected status bit.



When P = 0, T = G because $G \oplus O = G$

When P = 1, T = G', because $G \oplus I = G'$

Where G is the value of the selected bit in $MU \times 2$.

CHAPTER 8

8.1

- 32 multiplexers, each of size 16 × 1. (a)
- (b) 4 inputs each, to select one of 16 registers.
- 4-to-16 line decoder (c)
- 32 + 32 + 1 = 65 data input lines (d) 32 + 1 = 33 data output lines.
- (e) 4 6 18 bits 4 = SELA SELB SELD OPR

8.2

30 + 80 + 10 = 120 n sec.

(The decoder signals propagate at the same as the muxs.)

8.3

		SELA	SELB	SELD	<u> </u>	Control word
(a)	R1 ← R2 + R3	R2	R3	R1	ADD	010 011 001 00010
(b)	$R4 \leftarrow \overline{R4}$	R4	_	R4	COMA	100 xxx 100 01110
(c)	R5 ← R5 –1	R5	_	R5	DECA	101 xxx 101 00110
(d)	R6 ← SH1 R1	R1	_	R6	SHLA	001 xxx 110 11000
(e)	R7 ← Input	Input	_	R7	TSFA	000 xxx 111 00000

8.4

	Control word	<u>SELA</u>	SELB	SELD	<u>OPR</u>	Microoperation
(a)	001 010 011 00101	R1	R2	R3	SUB	R3 ← R1 – R2
(b)	000 000 000 00000	Input	Input	None	TSFA	Output ← Input
(c)	010 010 010 01100	R2	R2	R2	XOR	R2←R2⊕ R2
(d)	000 001 000 00010	Input	R1	None	ADD	Output←Input+R1
(e)	111 100 011 10000	R7	R4	R3	SHRA	R3 ← shrR7

8.5

- Stack full with 64 items. (a)
- (b) stack empty


8.6

 $\mathsf{M[SP]} \leftarrow \mathsf{DR}$ PUSH: $SP \leftarrow SP - 1$

POP: $SP \leftarrow SP + 1$

 $\mathsf{DR} \leftarrow \mathsf{M[SP]}$

- AB * CD * EF * ++ (a)
- AB * ABD * CE * + * + (b)
- FG + E * CD * + B * A + (c)
- (d) ABCDE + * + * FGH + */



(a)
$$\frac{A}{B-(D+E)*C}$$

(b)
$$A + B - \frac{C}{D * E}$$

(c)
$$\frac{A}{B*C} - D + \frac{E}{F}$$

(d)
$$(((F + G) * E + D) * C + B) * A$$

8.9

				6		10		8		
	4		2	2	8	8	80	80	88	
3	3	7	7	7	7	7	7	7	7	616
3	4	+	2	6	+	10	*	8	+	*

8.10

WRITE (if not full):

M [WC] ← DR

WC ← WC + 1


ASC ← ASC + 1

READ: (if not empty)

 $DR \leftarrow M [RC]$

RC ← RC + 1

ASC ← ASC -1



8.11

8	12	12	=	32bit	
op code	Address 1	Address 2	Tv	vo address instr	uctions

 $2^8 = 256$ combinations.

256 - 250 = 6 combinations can be used for one address

op code	Address	One address instructor
6 x 2 ¹²		-

Maximum number of one address instruction:

$$= 6 \times 2^{12} = 24,576$$

8.12

(d) RPN:
$$\times$$
 AB – C + DE \times F – \times GHK \times + /=

8.13

$$256 \text{ K} = 2^8 \times 2^{10} = 2^{18}$$

op code	Mode	Register	Address		
5	3	6	18	=	32

8.14

Z = Effective address

(a) Direct: Z = Y
(b) Indirect: Z = M[Y]
(c) Relative: Z = Y + W + 2

(d) Indexed:

 $\begin{array}{c|c} PC & W & opcode \ Mode \\ \hline W+1 & Y \\ \hline XR = X & W+2 \\ \hline Z & operand \\ \end{array}$

8.15

- (a) Relative address = 500 751 = -251
- (b) 251 = 000011111011; -251 = 111100000101
- (c) PC = 751 = 001011101111; 500 = 000111110100PC = 751 = 001011101111RA = -251 = +111100000101

Z = Y + X

EA = 500 = 000111110100

8.16

Assuming one word per instruction or operand.

<u>Computational type</u>
Fetch instruction

Branch type
Fetch instruction

Fetch effective address Fetch effective address and transfer to PC

Fetch operand

3 memory references 2 memory references.

The address part of the indexed mode instruction must be set to zero.

8.18

Effective address

- (a) Direct: 400 (b) Immediate: 301
- (c) Relative: 302 + 400 = 702
- (d) Reg. Indirect: 200
- (e) Indexed: 200 + 400 = 600

		Memory
$PC \rightarrow$	-300	opcode Mode
RI = 200	301 302	400 Next instruction

8.19

$$1 = C$$
 $0 = C$ $1 = C$ $0 = Reset initial carry$

6E C3 56 7A

<u>13</u> <u>55</u> <u>6B</u> <u>8F</u>

82 18 C2 09 Add with carry

8.20

10011100		10011100		10011100	
<u>10101010</u>	AND	<u>10101010</u>	OR	<u>10101010</u>	XOR
10001000		11111110		00110110	

8.21

- (a) AND with: 0000000011111111 (b) OR with: 0000000011111111
- (c) XOR with: 00001111111110000

8.22

Initial: 01111011 C = 1

SHR: 00111101 SHL: 11110110 SHRA: 00111101

SHLA: 11110110 (over flow)

ROR: 10111101 ROL: 11110110 RORC: 10111101 ROLC: 11110111

$$+83 = 01010011 -83 = 10101101 +68 = 01000100 -68 = 10111100$$

(a)
$$-83$$
 10101101
 $+68$ $+01000100$
- 15 11110001
(in 2's complement)

(b) 1 0 carries

$$-68$$
 10111100
 -83 +10101101
 -151 01101001
 $^{\wedge}$
 -128 (over flow)

(c)
$$-68 = 10111100$$

 $-34 = 11011110$
 $\oplus = 1$

(d)
$$-83 = 10101101$$

 $-166 \neq 01011010$
Over flow

$$Z = F'_0 F'_1 F'_2 F'_3 F'_4 F'_5 F'_6 F'_7 = (F_0 + F_1 + F_2 + F_3 + F_4 + F_5 + F_6 + F_7)'$$

8.25

(a) 72 01110010

$$C6$$
 11000110
138 00111000
 $C = 1$ $S = 0$ $Z = 0$ $V = 0$

(b) 0 1
72 01110010

$$1E$$
 00011110
90 10010000
 $C = 0$ $S = 1$ $Z = 0$ $V = 1$


(c)
$$9A = 10011010 \ 2$$
's comp.
 $01100110 \ 2$'s comp.
 $72 \quad 01110010$
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000
 011011000

$$C = 0$$
 $S = 0$ $Z = 1$ $V = 0$
(e) $C = 0$ $S = 0$ $Z = 1$ $V = 0$

C = 1 if A < B, therefore C = 0 if A
$$\geq$$
 B
Z = 1 if A = B, therefore Z = 1 if A \neq B
For A > B we must have A \geq B provided A \neq B
Or C = 0 and Z = 0 (C'Z') = 1
For A \leq B we must have A < B or A = B
Or C = 1 or Z = 1 (C + Z) = 1

A \geq B implies that A – B \geq 0 (positive or zero) Sign S = 0 if no over flow (positive) or S = 1 if over flow (sign reversal) Boolean expression: S'V' + SV = 1 or (S \oplus V) = 0 A < B is the complement of A \geq B (A – B negative) then S = 1 if V = 0 or S = 0 if V = 1 (S \oplus V) = 1 A > B Implies A \geq B but not A = B (S \oplus V) = 0 and Z = 0 A \leq B Implies A < B or A = B S \oplus V = 1 or Z = 1

8.28



8.29

- (c) C = 0 Z = 0 S = 1 V = 0
- (d) BNC BNZ BM BNV

8.30

(a)
$$A = 01000001 = +65$$

 $B = 10000100 = 132$
 $A - B = 10111101 = -67$ (2's comp. of 01000011)
(b) C (borrow) = 1; $Z = 0$ 65 < 132
 $A < B$

(c) BL, BLE, BNE

$$A = 01000001 = + 65$$
 $B = 10000100 = -124$
 $A - B = 101111101 + 189 = 010111101$
9 bits

(b) S = 1 (sign reveral) +189 > 127

$$Z = 0$$

 $V = 1$ (over flow) 65 > -124
 $A > B$

(c) BGT, BGE, BNE

8.32

	<u>PC</u>	<u>SP</u>	Top of Stack
Initial	1120	3560	5320
After CALL	6720	3559	1122
After RETURN	1122	3560	5320

8.33

Branch instruction – Branch without being able to return.

Subroutine call – Branch to subroutine and then return to calling program.

Program interrupt – Hardware initiated branch with possibility to return.

8.34

See Sec. 8–7 under "Types of Interrupts".

8.35

(a) PC \leftarrow M[SP]

$$SP \leftarrow SP + 1$$

 $PSW \leftarrow M[SP]$
 $SP \leftarrow SP + 1$

8-37

Window Size =
$$L + 2C + G$$

Computer 1: 10 + 12 + 10 = 32 Computer 2: 8 + 16 + 8 = 32 Computer 3: 16 + 32 + 16 = 64

Register file = (L + C)W + G

Computer 1: $(10 + 6) 8 + 10 = 16 \times 8 + 10 = 138$

Computer 2: $(8 + 8) 4 + 8 = 16 \times 4 + 8 = 72$

Computer 3: $(16 + 16) 16 + 16 = 32 \times 16 + 16 = 528$

8-38

(a) SUB R22, # 1, R22

(b) XOR R22, # -1, R22

(c) SUB R0, R22, R22

(d) ADD R0, R0, R22

(e) SRA R22, # 2, R22

(f) OR R1, R1, R1

or ADD R1, R0, R1

or SLL R1, #0, R1

 $R22 \leftarrow R22 - 1$ (Subtract 1)

 $R22 \leftarrow R22 \oplus all \ 1's (x \oplus 1 = x')$

 $R22 \leftarrow 0 - R22$

 $R22 \leftarrow 0 + 0$

Arithmetic shift right twice

 $R1 \leftarrow R1 V R1$

 $R1 \leftarrow R1 + 0$

shift left 0 times

8-39


- (a) JMP Z, # 3200, (RO)
- (b) JMPR Z, -200

 $PC \leftarrow 0 + 3200$

 $PC \leftarrow 3400 + (-200)$

CHAPTER 9

9.1



9-2

J- <u>L</u>													
Segment	1	2	3	4	5	6	7	8	9	10	11	12	13
1	T ₁	T_2	T_3	T ₄	T_5	T ₆	T ₇	T ₈					
2		T_1	T_2	T_3	T ₄	T_{5}	T ₆	T_7	T ₈				
3			T_1	T ₂	T ₃	T ₄	T ₅	T ₆	T ₇	T ₈			
4				T_1	T ₂	T ₃	T ₄	T_5	T ₆	T_7	T ₈		
5					T_1	T ₂	T_3	T_4	T_5	T_6	T ₇	T ₈	
6						T_1	T ₂	T ₃	T ₄	T_5	T ₆	T_7	T ₈

$$(k + n - 1)t_p = 6 + 8 - 1 = 13$$
 cycles

9.3

k = 6 segments

n = 200 tasks (k + n - 1) = 6 + 200 - 1 = 205 cycles

9.4

 $t_n = 50 \text{ ns}$

k = 6

 $t_p = 10 \text{ ns}$

n = 100

$$S = \frac{nt_n}{(k+n-1)t_p} = \frac{100 \times 50}{(6-99) \times 10} = 4.76$$

$$S_{max} = \frac{t_n}{t_p} = \frac{50}{10} = 5$$

(a)
$$t_p = 45 + 5 = 50 \text{ ns}$$
 $k = 3$

(b) $t_n = 40 + 45 + 15 = 100 \text{ ns}$

(c)
$$S = \frac{nt_n}{(k + n-1)t_p} = \frac{10 \times 100}{(3+9)50} = 1.67$$
 for n = 10

$$= \frac{100 \times 100}{(3+99)50} = 1.96$$
 for n = 100

(d)
$$S_{\text{max}} = \frac{t_n}{t_p} = \frac{100}{50} = 2$$

9.6

- (a) See discussion in Sec. 10–3 on array multipliers. There are 8 x 8 = 64 AND gates in each segment and an 8-bit binary adder (in each segment).
- (b) There are 7 segments in the pipeline

(c) Average time =
$$\frac{k+n-1}{n} t_p = \frac{(n+6) 30}{n}$$

For n = 10 t_{AV} 48 ns

For n = 100 t_{AV} = 31.8 ns

For $n \to \infty$ $t_{AV} = 30 \text{ ns}$

To increase the speed of multiplication, a carry-save (wallace tree) adder is used to reduce the propagation time of the carries.

- (a) Clock cycle = 95 + 5 = 100 ns (time for segment 3) For n = 100, k = 4, $t_p = 100$ ns. Time to add 100 numbers = $(k + n - 1) t_p = (4 + 99) 100$ = 10,300 ns = 10.3 µs
- (b) Divide segment 3 into two segments of 50 + 5 = 55 and 45 + 5 = 50 ns. This makes tp = 55 ns; k = 5 (k + n 1) tp = (5 + 99) 55 = 5,720 ns = 5.72 µs
- 9.8 Connect output of adder to input B x 2^b in a feedback path and use input A x 2^a for the data X_1 through X_{100} . Then use a scheme similar to the one described in conjunction with the adder pipeline in Fig. 9-12.
- **9.9** One possibility is to use the six operations listed in the beginning of Sec.9-4.
- 9.10 See Sec. 9-4: (1) prefetch target instruction; (b) use a branch target buffer;(c) use a 100p buffer; (d) use branch prediction. (Delayed branch is a software procedure.)

1 2 3
$$4^{th}$$
 step
1. Load R1 \leftarrow M [312] FI DA FO EX |
2. Add R2 \leftarrow R2 + M [313] FI FI DA FO 3. Increment R3 FI DA FI DA 4. Store M[314] \leftarrow R3


Segment EX: transfer memory word to R1.

Segment FO: Read M[313].

Segment DA: Decode (increment) instruction.

Segment FI: Fetch (the store) instruction from memory.

9.12



9.13

Insert a No-op instruction between the two instructions in the example of Problem 9-12 (above).

1

2

3

5

6

7

9.14

•									
	101	Add R2 to R3	I	Α	E		1		
	102	Branch to 104		Α	E				
	103	Increment R1		-	-		\downarrow		
	104	Store R1					I	Α	Е
9.15	Use example of Problem 9-14.			1	2	3	4	5	6
	101	Branch to 105		Ī	Α	Е	\downarrow		,
	102	Add R2 to R3			I	Α	Ė		
	103	No-operation				I	Α	Ε	
	104	Increment R1					\downarrow		
	105	Store R1						Α	Ε

- **9.16** (a) There are 40 product terms in each inner product, $40^2 = 1,600$ inner products must be evaluated, one for each element of the product matrix.
 - (b) $40^3 64,000$

9.17 8 + 60 + 4 = 72 clock cycles for each inner product. There are $60^2 = 3600$ Inner products. Product matrix takes $3600 \times 72 = 259,200$ clock cycles to evaluate.

9.18

memory array 1 use addresses: 0, 4, 8, 12, ..., 1020. Array 2: 1, 5, 9, 13, ..., 1021; Array 3: 2, 6, 10, ..., 1022. Array 4: 3, 7, 11, ..., 1023.

$$\frac{250 \times 10^9}{100 \times 10^6} = 2,500 \text{ sec} = 41.67 \text{ minutes}$$

9.20


Divide the 400 operations into each of the four

Processors, Processing time is: $\frac{400}{4} \times 40 = 4,000$ nsec.


Using a single pipeline, processing time is 400 to 4000 nsec.

CHAPTER 10

10.1







 $2^6 - 1 = 63$, overflow if sum greater than |63|

(a)
$$(+45) + (+31) = 76$$

$$\bigcirc$$
 ← path AVF = 1

(1)

(b)
$$(-31) + (-45) = -76$$

(c)
$$(+45) - (+31) = 14$$

(d)
$$(+45) - (+45) = 0$$


$$AVF = 0$$

(e)
$$(-31) - (+45) = -76$$

 \bigcirc

9





Case	(a) operation in sign-magnitude	(b) operation in sign-2's complement	(c) required result in sign-2's complement
1. 2.	(+ X) + (+Y) (+ X) + (-Y)	(0 + X) + (0 + Y) $(0 + X) + 2^{K} + (2^{K} - Y)$	0 + (X +Y) 0 + (X -Y) if $X \ge Y$ $2^K + 2^K - (Y - X)$ if $X < Y$
3.	(– X) + (+ Y)	$2^{K} + (2^{K} - X) + (0 + Y)$	$0 + (Y - X) \text{ if } Y \ge X$ $2^{K} + 2^{K} - (X - Y) \text{ if } Y < X$
4.	(-X) + (-Y)	$(2^{K}+2^{K}-X)+(2^{K}+2^{K}-Y)$	$2^{K} + 2^{K} - (X + Y)$

It is necessary to show that the operations in column (b) produce the results listed in column (c).

Case 1. column (b) = column (c)

If $X \ge Y$ than $(X-Y) \ge 0$ and consists of k bits. Case 2.

operation in column (b) given: $2^{2k} + (X-Y)$. Discard carry $2^{2k} = 2^n$ to get 0 + (X-Y) as in column (c) If X<Y then (Y-X)>0.


Operation gives $2^k + 2^k - (Y - X)$ as in column (c).

Case 3. Case 4.

is the same as case 2 with X and Y reversed Operation in column (b) gives: $2^{2k} + 2^k + 2^k - (X - Y)$. Discard carry $2^{2k} = 2^n$ to obtain result of (c):

 $2^{k} + (2^{k} - X - Y)$

10.5




Boolean functions for circuit: $V = T'_{s} B'_{s} A_{s} + T_{s} b_{s} A'_{s}$


Transfer Avgend sign into Ts. Then add: $AC \leftarrow AC + BR$ As will have sign of sum.

Truth Table for combin, circuit

T_S	Bs	As	V	
0	0	0	0	
0	0	1	1	
0	1	0	0	change of sign
0	1	1	0	quantities
1	0	0	0	subtracted
1	0	1	0	
1	1	0	1	change of sign
1	1	1	0	



(b) The procedure $V \leftarrow E \oplus F$ is valid for 1's complement numbers provided we check the result $\underset{A}{\circ} \underbrace{1111...11}_{A}$ when V = 1.



- **10.7**Add algorithm flowchart is shown above (Prob. 10-6b)
- Maximum value of numbers is $r^n 1$. It is necessary to show that maximum product is less than or equal to $r^{2n} 1$. Maximum product is: $(r^n 1) (r^n 1) = r^{2n} 2r^n + 1 \le r^{2n} 1$

which gives: $2 \le 2r^n$ or $1 \le r^n$

This is always true since $r \ge 2$ and $n \ge 1$

10.10 (a)

$$\frac{10100011}{1011} = 1110 + \frac{1001}{1011} \qquad \qquad \frac{163}{11} = 14 + \frac{9}{11}$$

$$B = 1011$$
 $B + 1 = 0101$ $DVF = 0$

$$\frac{1111}{0011} = 0101$$

$$B = 0011$$
 $\overline{B} + 1 = 1101$

Dividend in Q, A = 0 shl EAQ add B + 1	<u>E</u> 0	<u>A</u> 0000 0001 1101	Q 1111 1110	<u>SC</u> 100
$E=0$, leave $Q_n=0$ add B restore partial remainder shl EAQ add $B+1$	0 1 0	1110 0011 0001 0011 1101	111 ⁰ 1100	011
$E = 1$, set Q_n to 1 shl EAQ add $B + 1$	1 0	0000 0001 <u>1101</u>	1101 1010	010
$E = 0$, leave $Q_n = 0$ add B restore partial remainder shl EAQ add $B + 1$	0 1 0 1101	1110 0011 0001 0011	0100	001
E = 1, set Q _n to 1	1	0000	0101	000

$$A + \overline{B} + 1$$
 performs: $A + 2^n - B = 2^n + A - B$ adding B: $(2^k + A - B) + B = 2^n + A$ remove end-carry 2^n to obtain A.

10-12

To correspond with correct result. In general:

$$\frac{A}{B} = Q + \frac{R}{B}$$

where A is dividend, Q the quotient and R the remainder. Four possible signs for A and B:

$$\frac{+52}{+5}$$
 = +10 + $\frac{+2}{+5}$ = +10.4 $\frac{-52}{+5}$ = -10 + $\frac{-2}{+5}$ = -10.4


$$\frac{+52}{-5} = -10 + \frac{+2}{-5} = -10.4$$
 $\frac{-52}{-5} = +10 + \frac{-2}{-5} = +10.4$

The sign of the remainder (2) must be same as sign of dividend (52).

Add one more stage to Fig. 10-10 with 4 AND gates and a 4-bit adder.

10.14 (a)

(b)



The algorithm for square-root is similar to division with the radicand being equivalent to the dividend and a "test value" being equivalent to the division. Let A be the radicand, Q the square-root, and R the remainder such that $Q^2 + R = A$ or:

 $\sqrt{A=Q}$ and a remainder

General coments:

- 1. For k bits in A (k even), Q will have $\frac{k}{2}$ bits: $Q = 9_1 9_2 9_3 \dots 9_{k/2}$
- 2. The first test value is 01
 The second test value is 09₁ 01
 The third test value is 009₁ 9₂ 01
 The fourth test value is 0009₁ 9₂ 9₃ 01 etc.
- 3. Mark the bits of A in groups of two starting from left.
- 4. The procedure is similar to the division restoring method as shown in the following example:

91	92	93	94	
1	1	0	1 = Q	= 13
√ 10	10	10	01 = A	A = 169
<u>01</u>				subtract first test value 01
01				Answer positive; let 9₁=1
01	10			bring down next pair
<u>01</u>	01			subtract second test value 09₁01
00	01			answer positive; let $9_2 = 1$
00	01	10		bring down next pair
01	11	01		subtract third test value 009 ₁ 9 ₂ 01
	negative	Э		answer negative; let $9_3 = 0$
00	01	10		restore partial remainder
00	01	10	01	bring down next pair
00	01	10	01	subtract fourth test value 0009 ₁ 9 ₂ 9 ₃ 01
Remainder = 00000				answer positive (zero); let 9 ₄ =1

10.17(a) e = exponent e + 64 = biased exponent


е	e + 64	biased exponent
– 64	-64 + 64 = 0	0 000 000
– 63	-63 + 64 = 1	0 000 001
– 62	-62 + 64 = 2	0 000 010
– 1	-1 + 64 = 63	0 111 111
0	0 + 64 = 64	1 000 000
+1	1 + 64 = 65	1 000 001
+ 62	62 + 64 = 126	1 111 110
+ 63	63 + 64 = 127	1 111 111

- (b) The biased exponent follows the same algorithm as a magnitude comparator See Sec. 9–2.
- (c) $(e_1 + 64) + (e_2 + 64) = (e_1 + e_2 + 64) + 64$ subtract 64 to obtain biased exponent sum
- (d) $(e_1 + 64) (e_2 64) = e_1 + e_2$ add 64 to obtain biased exponent difference.

(a)
$$AC = A_s A_1 A_2 A_3 \dots A_n$$

 $BS = B_s B_1 B_2 B_3 \dots B_n$

If signs are unlike – the one with a 0 (plus) is larger. If signs are alike – both numbers are either positive or negative




		A_s	A_1	A_2		. A _n	
+ 2	0	0	0	0	0	1	0
+ 1	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1
-2	1	1	1	1	1	1	0
-3	1	1	1	1	1	0	1

Start A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B A < B

10 10


$$A_s \underbrace{A_1 A_2 A_3 \dots A_n}_{B_s \underbrace{B_1 B_2 B_3 \dots B_n}_{B}}$$






= 10

10.20 Fig 10.8 mantissa allignment



10.21 Let "e" be a flip-flop that holds end-carry after exponent addition.




10.22 When 2 numbers of n bits each are multiplied, the product is no more than 2n bits long-see Prob. 9–7.

10.23
$$\frac{\text{dividend}}{\text{divisor}} \frac{A = 0.1 \text{ xxxx}}{B = 0.1 \text{ xxxx}} \text{ where } x = 0, 1$$

- (a) If A < B then after shift we have A = 1. xxxx and 1^{st} quotient bit is A 1.
- (b) If $A \ge B$, dividend alignment results in A = 0.01 xxxx then after the left shift $A \ge B$ and first quotient bit = 1.
- 10.24

$$\frac{\text{dividend}}{\text{divisor}} = \frac{1 \times x \times x \times x^{\frac{e_1}{1}}}{1 \times y \times y \times x^{\frac{e_2}{2}}} = .1zzzz \times 2^{e_1 - e_2} + \frac{00000rrrrr \times 2^{e_1}}{1 \times y \times y \times x^{\frac{e_1}{1}}}$$

Remainder bits rrrrr have a binary-point (n - 1) bits to the left.



- (a) When the exponents are added or incremented.
- (b) When the exponents are subtracted or decremented.
- (c) Check end-carry after addition and carry after increment or decrement.

10.26

Assume integer mantissa of n - 1 = 5 bits (excluding sign)

- (a) Product: A
 - XXXXX
- xxxxx. * 2^z

binary-point for integer


Product in AC: xxxxx. * 2^{z+5}

(b) Single precision normalized dividend: xxxxx. * 2^z


Dividend in AQ:


- A xxxxx
- Q 00000.* 2^{z-5}

10.27 Neglect Be and Ae from Fig. 10-14. Apply carry directly to E.




10's comp. of 356 =
$$\frac{673}{644}$$
 + $\frac{1}{317}$





10-30	inputs	outputs	
	B ₈ B ₄ B ₂ B ₁	$X_8 X_4 X_2 X_1$	
0	0 0 0 0	1 0 0 1	9
1	0 0 0 1	1 0 0 0	8
2	0 0 1 0	0 1 1 1	7
3	0 0 1 1	0 1 1 0	6
4	0 1 0 0	0 1 0 1	5
5	0 1 0 1	0 1 0 0	4
6	0 1 1 0	0 0 1 1	3
7	0 1 1 1	0 0 1 0	2
8	1 0 0 0	0 0 0 1	1
9	1 0 0 1	0 0 0 0	0

 $d - (B_8 B_4 B_2 B_1) = \sum (10, 11, 12, 13, 14, 15)$ are don't-care conditions



$$X_8 = B_{8}' B_{4}' B_{2}'$$

 $X_4 = B_4 B_{2}' + B_{4}' B_{2}'$
 $X_2 = B_2$
 $X_1 = B_{1}'$

10.31


) 1	Z	V
Dec	uncorrected	corrected
0	0110	0011
1	0111	0100
2	1000	0101
3	1001	0110
4	1010	0111
5	1011	1000
6	1100	1001
7	1101	1010
8	1110	1011
9	1111	1100

No output carry


$$Y = Z - 3 = Z + 13 - 16$$


ignore carry

	Z	Υ
dec	uncorrected	corrected
10	10000	10011
11	10001	10100
12	10010	10101
13	10011	10110
14	10100	10111
15	10101	11000
16	10110	11001
17	10111	11010
18	11000	11011
19	11001	11100
	↑	↑
Unco	rected carry =	output carry
	·	Y = Z + 3



10.32 The excess-3 code is self-complementing code. Therefore, to get 9's complement we need to complement each bit.





Algorithm is similar to flow chart of Fig. 10.2

10.34

Initial 0 000 152 3

$$Q_L \neq 0$$
 ----- 0 470 151
 $Q_L \neq 0$ ---- 0 940 150
 $Q_L = 0$, d shr ---- 0 094 015 2
0 564 014
 $Q_L \neq 0$ ----- 1 504 012
1 974 011
2 444 010
 $Q_L = 0$, dshr ---- 0 244 401 1
 $Q_L \neq 0$ ---- 0 714 400
 $Q_L = 0$, dshr ---- 0 071 440 0

Product

$$\frac{1680}{32} = 52 + \frac{16}{32}$$
 B = 032,
 $\overline{B} + 1 = 968 \text{ (10's comp.)}$

- (a) At the termination of multiplication we shift right the content of A to get zero in Ae.
- (b) At the termination of division, B is added to the negative difference. The negative difference is in 10's complement so Ae = 9. Adding Be = 0 to Ae = 9 produces a carry and makes Ae = 0.

10.37

Change the symbols as defined in Table 10.1 and use same algorithms as in sec. 10.4 but with multiplication and division of mantissas as in sec. 10.5.

CHAPTER 11

11.1

	$A_1 - A_2$	$\underline{A_{i}A_{0}}$	
12 =	000011	0 0	CS = $A_2 A_3 A'_4 A'_5 A'_6 A'_7$
13 =	000011	0 1	$RS1 = A_1$
14 =	000011	1 0	$RS0 = A_0$
15 =		1 1 k	
	To CS	/ \	
		RSI RSO	

11.2

<u>Interface</u>	Port A	Port B	Control Reg	Status Reg
≠ 1	10000000	10000001	10000010	10000011
2	01000000	01000001	01000010	01000011
3	00100000	00100001	00100010	00100011
4	00010000	00010001	00010010	00010011
5	00001000	00001001	00001010	00001011
6	00000100	00000101	00000110	00000111


11.3


Character printer; Line printer; Laser Printer; Digital plotter; Graphic display; Voice output; Digital to analog converter; Instrument indicator.


11.5

See text discussion in See, 11.2.


- (a) Status command Checks status of flag bit.
- (b) Control command Moves magnetic head in disk.
- (c) Status command checks if device power is on.
- (d) Control command Moves paper position.
- (e) Data input command Reads value of a register.








20 MHz =
$$20 \times 10^6$$
 Hz $T = \frac{10^{-6}}{20} = 50$ n sec.



11.9 Registers refer to Fig. 11.8. Output flag is a bit in <u>status</u> register.



- 1. Output flag to indicate when transmitter register is empty.
- 2. Input flag to indicate when receiver register is full.
- 3. Enable interrupt if any flag is set.
- 4. Parity error; (5) Framing error; (6) Overrun error.

10 bits: start bit + 7 ASCII + parity + stop bit.

From Table 11.1 ASCII W = 1010111

with even parity = 11010111

with start and stop bits = 1110101110

11.12

(a)
$$\frac{1200}{8} = 150$$
 characters per second (cps)

(b)
$$\frac{1200}{11} = 109 \text{ cps}$$

(c)
$$\frac{1200}{10}$$
 = 120 cps

11.13

(a)
$$\frac{k \text{ bytes}}{(m-n) \text{ bytes /sec}} = \frac{k}{m-n} \sec.$$


(b)
$$\frac{k}{n-m}$$
 sec.

(c) No need for FIFO

11.14

Initial	F = 0011	Output ← R4
After delete = 1	F = 0010	
After delete = 0	F = 0001	R4 ← R3
After insert = 1	F = 1001	$R1 \leftarrow Input$
(Insert goes to 0)	F = 0101	R2 ← R1
	F = 0011	R3 ← R2


		Input ready	<u>output ready</u>	<u>F₁ — F</u> ₄
(a)	Empty buffer	1	0	0000
(b)	Full buffer	0	1	1111
(c)	Two items	1	1	0011



Flag = 0, if data register full (After CPU writes data)

Flag = 1 if data register empty (After the transfer to device) when flag goes to 0, enable "Data ready" and place data on I/O bus. When "acknowledge" is enabled, set the flag to 1 and disable "ready" handshake line.

11.17 CPU Program flow chart:




11.18
See text section 11.4.

If an interrupt is recognized in the middle of an instruction execution, it is necessary to save all the information from control registers in addition to processor registers. The state of the CPU to be saved is more complex.

RF =1
RF = 1
RF = 1
ble = 0

11.22 Table 11.2

I ₀	I ₁	l ₂	l ₃	Χ	у	Ist
1	Х	Х	Х	0	0	1
		Х		0	1	1
0	0	1	Х	1	0	1
0	0	0	1	1	1	1
0	0	0	0	Х	Χ	0



11.23 Same as Fig. 11.14. Needs 8 AND gates and an 8 × 3 decoder.

11.24 (a)

I ₀	I ₁	l ₂	l ₃ l ₄ l ₅ l ₆ l ₇	хуг	Ist
1	Х	Χ	x	0 0 0	1
0	1	Χ	X X X X X	0 0 1	1
0	0	1	X X X X X	0 1 0	1
0	0	0	1 x x x x	0 1 1	1
0	0	0	0 1 x x x	1 0 0	1
0	0	0	0 0 1 x x	1 0 1	1
0	0	0	0 0 0 1 x	1 1 0	1
0	0	0	00001	1 1 1	1
0	0	0	0 0 0 0 0	x x x	0

(b)	
Binary	<u>hexadecimal</u>
1010 0000	A0
1010 0100	A4
1010 1000	A8
1010 1100	AC
1011 0000	В0
1011 0100	B4
1011 1000	B8
101 11100	ВС

11.25

 $76 = (01001100)_2$ Replace the six O's by 010011 xy

11.26

Set the mask bit belonging to the interrupt source so it can interrupt again. At the beginning of the service routine, check the value of the return address in the stack. If it is an address within the source service program, then the same source has interrupted again while being serviced.

11.21

The service routine checks the flags in sequence to determine which one is set, the first flag that is checked has the highest priority level. The priority level of the other sources corresponds to the order in which the flags are checked.

11.27

When the CPU communicates with the DMA controller, the read and write lines are used as inputs from the CPU to the DMA controller.

When the DMA controller communicates with memory the read and write lines are used as outputs from the DMA to memory.

11.28

(a) CPU initiates DMA by Transferring:
256 to the word count register.
1230 to the DMA address register.
Bits to the control register to specify a write operation.

(b)

- 1. I/O device sends a "DMA request".
- DMA sends BR (bus request) to CPU.
- 3. CPU responds with a BG (bus grant).
- 4. Contents of DMA address register are placed in address bus.
- 5. DMA sends "DMA acknowledge" to I/O device and enables the write control line to memory.
- 6. Data word is placed on data bus by I/O device.
- 7. Increment DMA address register by 1 and Decrement DMA word count register by 1.
- 8. Repeat steps 4-7 for each data word Transferred.


11.29

CPU refers to memory on the average once (or more) every 1 μ sec. (1/10⁶). Characters arrive one every 1/2400 = 416.6 μ sec. Two characters of 8 bits each are packed into a 16-bit word every 2 × 416.6 = 833.3 μ sec. The CPU is slowed down by no more than (1/833.3) × 100 = 0.12%.

11.30

The CPU can wait to fetch instructions and data from memory without any damage occurring except loss of time. DMA usually transfers data from a device that cannot be stopped since information continues to flow so loss of data may occur.


11.31



11.32 There are 26 letters and 10 numerals.

 $26 \times 26 + 26 \times 10 = 936$ possible addresses.

The processor transmits the address of the terminal followed by ENQ (enquiry) code 0000 0101. The terminal responds with either ACK (acknowledge) or NAK (negative acknowledge) or the terminal does not respond during a timeout period. If the processor receives an ACK, it sends a block of text.



11.35

32 bits between two flags; 48 bits including the flags.

11.36

Information to be sent (1023):

After zero insertion, information transmitted:

0111111111
01111110

Information received after O's deletion: 01111111111

CHAPTER 12

12.1

(a)
$$\frac{2048}{128} = 16 \text{ chips}$$

- (b) $2048 = 2^{11}$ 11 lines to address 2078 bytes. $128 = 2^{7}$ 11 lines to address each chip
 - 4 lines to decoder for selecting 16 chips
- (c) 4×16 decoder

12.2

- (a) 8 chips are needed with address lines connected in parallel.
- (b) $16 \times 8 = 128$ chips. Use 14 address lines (16 k = 2^{14}) 10 lines specify the chip address 4 lines are decoded into 16 chip-select inputs.

12.3

10 pins for inputs, 4 for chip-select, 8 for outputs, 2 for power. Total of 24 pins.

12.4

4096/128 = 32 RAM chips; 4096/512 = 8 ROM chips. $4096 = 2^{12}$ – There 12 common address lines +1 line to select between RAM and ROM.

Component	Address	<u>16</u>	15	14	13	12 11 10 9	8765	4321
RAM	0000-OFFF	0	0	0	0	\longleftrightarrow 5×32 \longleftrightarrow decoder	$\times \times \times$	$\times \times \times \times$
ROM	4000-1FFF	0	0	0		$\longleftrightarrow_{3\times8} \times$ decoder		$\times \times \times$
	to $\overline{\text{CS}}$	<u>-</u>				******		

RAM 2048 /256 = 8 chips; 2048 =
$$2^{11}$$
; 256 = 2^{8}
ROM 4096 /1024 = 4 chips; 4096 = 2^{12} ; 1024 = 2^{10}
Interface 4 × 4 = 16 registers; 16 = 2^{4}

Component	<u>Address</u>	<u>16</u>	15	14	13	12 1	11 10 19 8765 4321
RAM	0000-O7FF	0	0	0	0	0	\longleftrightarrow $\times \times \times$
							decoder
ROM	4000-4FFF	0	1	0	0		$\longleftrightarrow_{2\times4} \times $
							decoder
Interface	8000-800F	1	0	0	0	0	0 0 0 0000 ××××

The processor selects the external register with an address 8000 hexadecimal. Each bank of 32K bytes are selected by addresses 0000-7FFF. The processor loads an 8-bits number into the register with a single 1 and 7 (O's). Each output of the register selects one of the 8 bank of 32K bytes through a chip-select input.

A memory bank can be changed by changing the number in the register.

12.7

Average time = T_s + time for half revolution + time to read a sector.

$$T_a = T_s + \frac{1}{2R} + \frac{N_s}{N_t} \times \frac{1}{R}$$


12.8

An eight-track tape reads 8 bits (one character) at the same time. Transfer rate = $1600 \times 120 = 192,000$ characters/s

12.9

From Sec. 12.4:
$$M_i = \prod_{g=1}^{n} [(A_j \oplus F_{ig})' + K'_g]$$

$$M_i' = \sum_{g=1}^n (A_j \oplus F_{ig}) K_j$$





12.10

A Match occurs if
$$T_i = 1$$

$$M_i \xrightarrow{\qquad \qquad M_i \xrightarrow{\qquad \qquad } M_i \xrightarrow{\qquad } M_i \xrightarrow{\qquad$$

$$M_i = (\prod_{g=1}^n A_j F_{ig} + A'_g F'_{ig} + K'_g) \cdot (K_1 + K_2 + K_3 + \cdots + K_n)$$
At least one key bit k_i must be equal to 1






A d-bit counter drives a d-to-m line decoder where $2^d = m$ (m = No. of words in memory). For each count, the M_i bit is checked and if 1, the corresponding read signal for word i is activated.

Let
$$X_j = A_j F_{ij} + A'_i F'_{ig}$$
 (argument bit = memory word bit)
Output indicator $G_i = 1$ if:
 $A_1 F_{i1} = 1$ and $K_1 = 1$ (First bit in $A = 1$ while $F_{i1} = 0$)
or, if $X_1 A_2 F_{i2} = 1$ and $K_2 = 1$ (First pair of bits are equal and second bit in $A = 1$ while $A = 1$ while

$$G_i = (A_i \; F'_{i1} \; + \; K'_1)(X_1 A_2 F'_{i2} \; + \; K'_2) \; (X_1 X_2 A_3 F'_{i3} \; + \; K_3) \ldots (X_1 X_2 \ldots X_{n-1} \; A_n \; F'_{in} \; + \; K')$$



12 15

128 K = 2^{17} ; For a set size of 2, the index: address has 10 bits to accomodate 2048/2 = 1024 words of cache.

(a)

7 bits		10 bits				
TAG	}	INDEX				
	Blocl 8 bits		Words 2 bits	←		



Size of cache memory is 1024 x 2 (7 + 32) = 1024×78

12.16

(a)
$$0.9 \times 100_{\text{cache access}} + 0.1 \times 11000_{\text{cache + memory}} = 90 + 110 = 200 \text{ n sec.}$$

(b)
$$0.2 \times 1000 + 0.8 \times 200 = 200 + 160 = 360 \text{ n sec.}$$

write access read access from (a)

(c) Hit ratio = $0.8 \times 0.9 = 0.72$

Sequence:	AB(CDBEDACECE
LF	RU	—
Count value	=	<u>3 2 1 0</u>
Initial words	=	ABCD
B is a hit		ACDB
E is a miss		CDBE
D is a hit		CBED
A is a miss		BEDA
C is a miss		EDAC
E is a hit		DACE
C is a hit		DAEC
E is a hit		DACE

12.18

64 K \times 16: 16 bit address; 16-bit data.

(c) $2^8 = 256$ blocks of 4 words each

12.19

(a) Address space = 24 bits
$$2^{24}$$
 = 16 M words (b) Memory space = 16 bits 2^{16} = 64 K words

(c)
$$\frac{16M}{2K} = 8 \text{ K pages } \frac{64K}{2K} = 32 \text{ blocks}$$

12.20

The pages that are not in main memory are:

<u>Page</u>	<u>Address</u>	address that will cause fault
2	2K	2048 - 3071
3	3K	3072 - 4095
5	5K	5120 - 6143
7	7K	7168 - 8191

12.21 4 2 0 1 2 6 1 4 0 1 0 2 3 5 7

Page reference	(a) F	First-in_	(b) LRU		
	Pages in main memory	Contents of FIFO	Pages in memory	Most recently used	
Initial	0124	4201	0124	4201	
2	0124	4201	0124	4012	
6	0126	2016	0126	0126	
1	0126	2016	0126	0261	
4	0146	0164	1246	2614	
0	0146	0164	0146	6140	
1	0146	0164	0146	6401	
0	0146	0164	0146	6410	
2	1246	1642	0124	4102	
3	2346	6423	0123	1023	
5	2345	4235	0235	0235	
7	2357	2357	2357	2357	

600 AF and F00AF

12.23

Logical address:	7 bits	5 bits	12 bits	= 24 bits
	Seament	Page	Word	

Physical address: 12 bits 12 bits
Block Word

12.24

Segment 36 = $(0100100)_2$ (7-bit binary) Page 15 = $(01111)_2$ (5-bit binary)

Word 2000 = $(011111010000)_2$ (12-bit binary) Logical address = 0100100 01111 011111010000

(24-bit binary)

CHAPTER 13

13.1

Tightly coupled multiprocessors require that all processed in the system have access to a common global memory. In loosely coupled multiprocessors, the memory is distributed and a mechanism is required to provide message-passing between the processors. Tightly coupled systems are easier to program since no special steps are required to make shared data available to two or more processors. A loosely coupled system required that sharing of data be implemented by the messages.

13.2

The address assigned to common memory is never assigned to any of the local memories. The common memory is recognized by its distinct address.

13.3

P × M switches


13.4


 Log_2 n stages with $\frac{n}{2}$ switches in each stage.


13.5


Inputs 0, 2, 4, and 6 will be disconnected from outputs 2 and 3.


- 11












Paths from 7 to 9:

$$7 - 15 - 13 - 9$$

 $7 - 15 - 11 - 9$

$$7 - 5 - 1 - 9$$

13.9



13.10	1	2	3	4	
	I ₀	I ₁	I_2	l ₃	
Encoder input	0	1	1	0	
Encoder output		0	1		(I₁ has highest priority)
Decoder input		0	1		
Decoder output	0	1	0	0	Arbiter 2(J ₁) is acknowledged

13.11

As explained in the text, connect output PO from arbiter 4 into input PI of arbiter 1. Once the line is disabled, the arbiter that releases the bus has the lowest priority.

13.12

Memory access needed to send data from one processor to another must be synchronized with test-and-set instructions. Most of the time would be taken up by unsuccessful test by the receiver. One way to speed the transfer would be to send an interrupt request to the receiving processor.

- (a) <u>Mutual exclusion</u> implies that each processor claims exclusive control of the resources allocated to it.
- (b) <u>Critical section</u> is a program sequence that must be completely executed without interruptions by other processors.
- (c) <u>Hardware lock</u> is a hardware signal to ensure that a memory read is followed by a memory write without interruption from another processor.
- (d) <u>Semaphore</u> is a variable that indicates the number of processes attempting to use the critical section.
- (e) <u>Test and set instruction</u> causes a read-modify write memory operation so that the memory location cannot be accessed and modified by another processor.

11.14

Cache coherency is defined as the situation in which all cache copies of shared variables in a multiprocessor system have the same value at all times. A snoopy cache controller is a monitoring action that detects a write operation into any cache. The cache coherence problem can be resolved by either updating or invalidating all other cache values of the written information.