Siddhanta Shrestha

ECE 558 – Intro to VLSI Design, Lab 4 Report

Step A1.

- 3a. The statement "set modname" is used to set a value for the variable *modname* (or module name) which is used within the file. This file provides the standard-cell netlist which is placed and routed.
- 3b. The specification of the clock name is necessary because the half adder requires the same specific clock as the one from lab 3. Additionally, *Constraints.tcl* references the clocks name
- 5a. To achieve the optimal area, the area is constrained to the minimum area. As a result, the max area is set to 0
- 5b. In the Constraints, the period of the clock is set to 20 ns with a 50% duty cycle. It also includes a skew of 50 ps
- 7a. The circuit does not have any timing violations which is indicated by the positive slack value.



7b. The estimated area is 33.516 nm and utilizes 4 flip flops

```
module accumulator_ha ( PHI, RST, CIN, SOUT, COUT );
    output [3:0] SOUT;
    input PHI, RST, CIN;
    output COUT;
    wire n28, n29, n30, n31, n32, n33, n34, n35, n37, n38, n39, n40;

| DFF_X1 SOUT_reg_0_ ( .D(n32), .CK(PHI), .Q(SOUT[0]) );
    DFF_X1 SOUT_reg_1_ ( .D(n31), .CK(PHI), .Q(SOUT[11) );
    DFF_X1 SOUT_reg_2_ ( .D(n30), .CK(PHI), .Q(SOUT[11) );
    DFF_X1 SOUT_reg_3_ ( .D(n29), .CK(PHI), .Q(SOUT[21) );
    DFF_X1 SOUT_reg_3_ ( .D(n29), .CK(PHI), .Q(SOUT[21) );
    AND2_X1 U19 ( .A1(n30), .A2(n28), .ZN(n30) );
    AND2_X1 U10 ( .A1(n39), .A2(n28), .ZN(n31) );
    AND2_X1 U11 ( .A1(n40), .A2(n28), .ZN(n31) );
    AND2_X1 U12 ( .A1(n37), .A2(n28), .ZN(n31) );
    AND2_X1 U13 ( .A1(SOUT[1), .A2(n35), .ZN(n33) );
    AND2_X1 U14 ( .A1(SOUT[2)), .A2(n34), .ZN(n34) );
    AND2_X1 U15 ( .A1(SOUT[2)), .A2(n34), .ZN(n00UT) );
    INV_X1 U17 ( .A(RST), .ZN(n28) );
    XOR2_X1 U18 ( .A(CIN), .B(SOUT[01), .Z(n37) );
    XOR2_X1 U19 ( .A(SOUT[11), .B(n34), .Z(n38) );
    XOR2_X1 U20 ( .A(SOUT[11), .B(n35), .Z(n40) );
    endmodule
```

7c. The netlist includes:

- 4 DFlip Flops with
 - o inputs
 - D (Wires n29-n32), Clock (Phi)
 - o outputs
 - Q (Sout for each accumulator)
- 8 And gates with
 - o inputs
 - A1(Wires n37-n40, SOUT, CIN, SOUT[1-3]), A2(Wire n28, n33, n35, SOUT[0], n34)
 - outputs
 - ZN(Wires n29-n35, COUT)
- Inverter with
 - o input
 - A(RST)
 - output
 - ZN(Wires n28)
- XOR with
 - o input
 - A(CIN, SOUT[1-3]), B(SOUT[0], n33-n35)
 - o output
 - Z(n37-n40)


These primitives are part of the accumulator_ha library

8a. Max Frequency = 1/Max Period = 1/1.4497 = 0.68979788921




8b. Lower frequency = 1/20 = 0.05


8c. The area of the Max frequency is 37.24 nm with 21 total cells while the area of the Lower frequency is 33.516 nm with 17 total cells. The lower frequency area includes 4 D Flipflops, 8 And gates, 1 Inverter, 4 XOR gates. The Max frequency also includes 4 D-Flipflops, 6 AND Gate, 1 Inverter but also includes XNOR, CLKBuffer




12a.



13a<u>.</u>



13b.



13.c Std. Cell


Step B1.


B1a.

	Lab 3	Lab 4
Frequency	0.68979788921	
Power		
Area	140	140
Metal Layer	Metal 1, Metal 2	Metal 1, Metal 2, Metal 3,
		Metal 4, Metal 5, Metal 6,
Height	Cell Height is 3.5	Cell Height is 1.4

B1b.

B2a.





Step C1.

C1a. Within the constraints.tcl file the CLK_PER value was changed to each of the target clock periods. Within the CompileAnalyze.tcl file "report_timing > timing_max_slow.rpt" "report_area > area_max_slow.rpt" "report_power > power_max_slow.rpt" "report_timing > timing_max_slow.rpt" "report_timing > timing_max_fast.rpt" "report_area > area_max_fast.rpt" "report_power > power_max_fast.rpt" "report_timing > timing_max_fast.rpt" were added to both the slowest path and fast path respectively.

