

Siddhanta Shrestha

ECE 558 – Intro to VLSI Design, Lab 2 Report

Step 1:

Input		Output	
C _{in}	Q	S	C _{out}
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


Input		Output
S	RST	D
0	0	1
0	1	1
1	0	1
1	1	0

Input		Output		
PHI	D	Q	\bar{Q}	S _{out}
0	0	Q	\bar{Q}	\bar{Q}
0	1	Q	\bar{Q}	\bar{Q}
1	0	0	1	1
1	1	1	0	0


Input				Output		
C _{in}	Q	RST	PHI	S	C _{out}	D
0	0	0	0	0	0	1
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	1
0	1	0	1	1	0	1
0	1	1	0	1	0	1
0	1	1	1	1	0	0
1	0	0	0	1	0	1
1	0	0	1	1	0	1
1	0	1	0	1	0	0
1	0	1	1	1	0	0
1	1	0	0	0	1	1
1	1	0	1	0	1	1
1	1	1	0	0	1	1
1	1	1	1	0	1	1

Step 2:


Half Adder:




Inverter:




NOR Gate:




XOR Gate




XOR Transistors Size




NAND Gate:



Flip Flop:




Accumulator:




Step 3:

Input				Output		
C _{in}	Q	RST	PHI	s	Cout	D
0	1	0	0	0	0	1
1	1	1	1	1	0	0
1	1	1	0	1	0	0
1	0	0	1	0	1	1
0	0	0	0	1	0	1
1	1	1	1	1	0	1
0	1	0	0	0	0	1
0	1	1	1	0	0	1
1	1	1	0	1	0	0
0	0	1	1	1	0	0
1	0	0	0	0	1	1
1	1	1	1	1	0	0
0	1	0	0	0	0	1
0	1	1	1	0	0	1
1	1	1	0	1	0	0
0	0	0	1	1	0	1
1	0	0	0	0	1	1
0	1	1	1	0	0	1



Step 4


Original



Frequency



Rise and Fall time



The maximum clock frequency is 28.57 GHz

Step 5

Step 6

