Siddhanta Shrestha

ECE 558 – Intro to VLSI Design, Lab 2 Report

Step 1:


In	put	Output		
C _{in}	Q	S	Cout	
0	0	0	0	
0	1	1	0	
1	0	1	0	
1	1	0	1	


Input		Output	
S RST		D	
0	0	1	
0	1	1	
1	0	1	
1	1	0	

Input		Output			
PHI	D	Q	$ar{oldsymbol{Q}}$	Sout	
0	0	Q	$ar{Q}$	$ar{Q}$	
0	1	Q	$ar{Q}$	$ar{Q}$	
1	0	0	1	1	
1	1	1	0	0	


Input			Output			
C _{in}	Q	RST	PHI	S	Cout	D
0	0	0	0	0	0	1
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	1
0	1	0	1	1	0	1
0	1	1	0	1	0	1
0	1	1	1	1	0	0
1	0	0	0	1	0	1
1	0	0	1	1	0	1
1	0	1	0	1	0	0
1	0	1	1	1	0	0
1	1	0	0	0	1	1
1	1	0	1	0	1	1
1	1	1	0	0	1	1
1	1	1	1	0	1	1

Step 2:







NAND Gate:



Flip Flop:




Accumulator:




Step 3:


Input				Output		
Cin	Q	RST	PHI	S	Cout	D
0	1	0	0	0	0	1
1	1	1	1	1	0	0
1	1	1	0	1	0	0
1	0	0	1	0	1	1
0	0	0	0	1	0	1
1	1	1	1	1	0	1
0	1	0	0	0	0	1
0	1	1	1	0	0	1
1	1	1	0	1	0	0
0	0	1	1	1	0	0
1	0	0	0	0	1	1
1	1	1	1	1	0	0
0	1	0	0	0	0	1
0	1	1	1	0	0	1
1	1	1	0	1	0	0
0	0	0	1	1	0	1
1	0	0	0	0	1	1
0	1	1	1	0	0	1



Step 4





Rise and Fall time




The maximum clock frequency is 28.57 GHz

Step 6







Step 7