
Frozen FP32 DPR1 on Intel Core i7-13620H
(a) Separate paired experiments
Six P cores
72 timing pairs
Selective Inductor
36 timing pairs
Full Inductor
36 timing pairs
0.7
0.8
0.9
1.0
1.1
Paired speedup (ratio of medians)
95% circular block-bootstrap CIs.
Separate sessions and paired baselines.
(b) Operator self CPU time
256→256
3×3 convolution
42.60%
FFT kernels
2.29%
Remaining
55.11%
0
20
40
60
Operator self CPU time (%)
Three instrumented forwards.
Disjoint operator self-time;
not inclusive stage timing.