

Syllabus

29 March 2022 04:31 PM

UNIT 1	Basics of Digital Electronics : Binary ,Octal & Hexadecimal number System, Parity Code,7-bit hamming code, Logic gates ,K-Map, Multiplexers & De multiplexers , Flip-flops, Registers, Counters, Introduction to D/A,A/D convertor.
Unit 2	8086 Microprocessor: 8086 internal Architecture, memory Organization, Addressing modes , Accessing immediate & Register data ,memory accessing. Instruction set of 8086, Programming with 8086: 8086 data transfer instruction, Arithmetic instruction, Bit manipulation instruction, String instruction, Conditional & unconditional branch instruction ,Process control instruction. Use of Assembler Debug, Development cycle, debugging software Modular Programming, Procedures Develop programs in assembly language
Unit 3	Designing 8086 CPU Basic 8086 CPU hardware design, Generating CPU clock and reset signals, Bus types and buffering techniques, 8086 minimum mode CPU module, 8086 maximum mode CPU module Design minimum mode CPU module using appropriate tool such as ORCAD
Unit 4	Main memory design-SRAM,DRAM,ROM & interfacing Basic input-output-Parallel, serial programmed and interrupt driven I/O,DMA
Unit 5	Peripheral Controllers 8255, 8259, 8251

25

Registers ; It is a group of flip flops

Its, basic function is to hold information

Application of registers include, serial addition, error-control coding, pseudo-random sequence generator

In typical 4-bit register, common clock input triggers all the flip flops
& the binary data available at four inputs are transferred to registers

Counters ; It is essentially a register that goes through a pre-determined sequence of states

The gates in Counter are connected in such a way to produce a prescribed sequence of binary states

Generally used as pattern generators

Available in two categories ; Ripple Counter
Synchronous Counter

The counting sequence, often depicted by graph ; State diagram

Flop-flops


basic difference b/w flop-flops & latch's

flop flop ; edge triggered

latch ; level triggered

- Types of flop-flops**
- ① SR flip-flop
 - ② JK flip-flop (Race around condition)
 - ③ D flip-flop
 - ④ T flip-flop

① SR flip-flop



S ; Set Input


R ; Reset Input

If S is active then Q will be high

S	R	Q	Q'
0	0	0	1
0	1	0	1
1	0	1	0
1	1	∞	∞

{S & Q S & Q'} for understanding purpose only

② JK flip-flop




o Improved version of SR

J	K	Q	Q'
0	0	0	0
0	1	0	0
1	0	0	1
1	1	0	1
0	0	1	1
0	1	1	0
1	0	1	1
1	1	1	0

③ D flip-flop

D flip-flop is a better alternative that is very popular with digital electronics. They are commonly used for counters and shift-registers and input synchronisation.




In this, the output can be only changed at the clock edge, and if the input changes at other times, the output will be unaffected.

Clock	D	Q	Q'
↓ ≈ 0	0	0	1
↑ ≈ 1	0	0	1
↓ ≈ 0	1	0	1
↑ ≈ 1	1	1	0

The change of state of the output is dependent on the rising edge of the clock. The output (Q) is same as the input and can only change at the rising edge of the clock.

④ T flip-flop

A T flip-flop is like a JK flip-flop. These are basically a single input version of JK flip-flops. This modified form of JK flip-flop is obtained by connecting both inputs J and K together. It has only one input along with the clock input.




These flip-flops are called T flip-flops because of their ability to complement its state (i.e.) Toggle, hence the name Toggle flip-flop.

T	Q	Q (t+1)
0	0	0
1	0	1
0	1	1
1	1	0

Race Around Condition in JK Flip-flop

- For J-K flip-flop, if $J=K=1$, and if $clk=1$ for a long period of time, then output Q will toggle as long as CLK remains high which makes the output unstable or uncertain.
- This is called a race around condition in J-K flip-flop.
- We can overcome this problem by making the clock = 1 for very less duration.
- The circuit used to overcome race around conditions is called the Master Slave JK flip flop.



8086

BIU

EU

Bus Interface Unit

- fetches sequenced instruction from the memory
- find physical address of the location
- Manage 6-byte pre-fetch queue where pipelined instructions are stored

- Contains Segment Registers
- And 6-byte pre-fetch queue
- BIU manages delay addresses,
- Control buses

Execution Unit

- Performs decoding & execution of instructions.

○ Contains

→ **Control Unit**; Produces control signal to general purpose registers & ALU

→ **ALU**; Arithmetic logic unit carrying out logical task

Flags; These hold states generated by ALU

Operands; Temp store values at

time of operation

8086 Microprocessor

ground	↔ GND	1	10	$V_{cc} \rightsquigarrow 5V DC$
		2 A014	11	AD15 → Address data bus (Low order Address lines)
		3	12	A16/S3 → Identifier signal
		4	13	A17/S4 → Signal
		5	14	A18/SS → Interrupt Status
		6	15	A19/S6 → Status signal
		7	16	BHE/ST → Bus High enable Status
		8	17	MN/MX → (High mode(High) to Low mode(Low))
		9	18	RD → for read operation (Output Signal)
		10	19	RQ/GTO (MAX)
		11	20	RQ/GTI (MAX)
		12	21	LOCK (MAX)
		13	22	S2 (MAX)
		14	23	S1 (MAX)
		15	24	S0 (MAX)
		16 ADO	25	QSO (MAX)
			26	QS1 (MAX)
			27	TEST → (Input) wait for test control (when low microprocessor continues else waits)
			28	READY → (Input) when high denotes peripheral ready to transfer data
			29	RESET → System reset
ground	↔ GND	17		
		18		
		19		
		20		

Operating modes of 8086

Minimum Mode

MN/MX = High

INTA : (Output) interrupt acknowledge

ALE : (Output) Address Latch enable
(high during T1)

DEN : (Output) Data Enable

DT/R : (Output) Data Transmit / Receives
(High : Data sent out)
(Low : Data received)

M/IO : (Output) Memory or I/O access

WR : (Output) Write

HOLD : (Input) Hold, when other microcomp.

System wants to use the data bus

Maximum Mode

MN/MX = Low

QSI, QSO : (Output) Instruction queue states

SO, SI, S2 : (Output) Connected to bus controller, which generate memory & I/O access control signals

LOCK : (Output) when this signal is low, all interrupt are masked & no HOLD request is granted

$\overline{RQ}/\overline{GTI}$, $\overline{RQ}/\overline{GTO}$; (Bidirectional) Local Bus priority control
Other processor ask CPU by these lines to release local bus.

In maximum mode operation signals


WR, ALE, DEN, DT/R etc aren't available directly from the processor

These signals are available from the Controller 8288

<u>S2</u>	<u>S1</u>	<u>S0</u>	<u>Operation</u>
0	0	0	Interrupt acknowledgement
0	0	1	Read data from I/O
0	1	0	Write data from I/O
0	1	1	Halt
1	0	0	Opcode fetch
1	0	1	Memory read
1	1	0	Memory write
1	1	1	Pause state

<u>QSI</u>	<u>QSO</u>	<u>Operation</u>
0	0	No operation
0	1	1st Byte of opcode - norm queue
1	0	Empty the Queue
1	1	Subsequent byte from queue

Register Organization



General purpose Registers

	D15	D8 D7	D0
A ^x	AH	AL	
B ^x	BH	BL	
C ^x	CH	CL	
D ^x	DH	DL	

General Purpose Registers

A^x ; Accumulator ; 16-bit Register divided into two parts High & Low

AH (8-bit), AL (8-bit)

Generally used for arithmetic & logical instruction

ADD A^x, A^x (A^x = A^x + A^x)

B^x ; Base Registers ; 16-bit register, also divided into BH, BL

Used to store offset values MOU BL, 500H (BL = 500H)

C^x ; Counter Register ;

Used in looping & rotation

MOU CX, 0009
LOOP

D^x ; Data Register ;


Used in multiplication, input/output port addressing

MUL BX (DX, AX = AX * BX)

Segment Register

It is a 20-bit wide physical address to access 1MB memory location.

As the microprocessor's register has only 16-bit registers, thus the memory is segmented



- ① **Data Segment (DS) :** Used to point to base address of data segment
- ② **Code Segment :** used to point to base address of code segment
- ③ **Stack Segment :** Stores the base address of stack memory segment
- ④ **Extra Segment :** Stores the base address of Extra Memory segment

Pointer & Index Registers

These are 16-bit register, each of them is associated with with each segment register, in order to generate 20 bit physical address

Stack pointer	SP
Base pointer	BP
Source Index	SI
Destination Index	DI
Program Counter / Instruction Pointer	IP

① Stack pointer ; holds the address of stack top (uppermost stack location)

There is no direct access to the register, modifications are done depending contents of stack

② Base pointer ; primarily used in accessing parameters passed by the stack

③ Source Index ; Used as pointer addressing data as a source in some string related operation

④ Destination Index ; Used as pointer addressing data as a destination in some string related operation

⑤ Instruction pointer ; Gives the offset address of next instruction to be fetched from the code segment

When reset, it fetches the first instruction to

be performed.

8086 has 20bit memory which cannot be accessed via 16 bit segment Registers alone.

In order to access memory, 16-bit address is offset with respect to segment

So, physical address + offset

Suppose data segment holds the base address as 1000h & the data you need is present in 0020H memory location (offset) of data segment, the calculations are

- Left shift 16-bit address present in segment by 4-bits

0001 0000 0000 0000 (0000)

- Add 16-bit offset address to shifted base address


$$\begin{array}{r} 0001\ 0000\ 0000\ 0000\ 0000 \\ + \quad 0000\ 0000\ 0010\ 0000 \\ \hline \end{array}$$

$$0001\ 0000\ 0000\ 0010\ 0000$$

So the actual address turns out to be 10020h

Flags in 8086

Flags are special purpose Registers which depending upon value of result after Arithmetic or Logical operation the flag bit becomes either (0) or (1)



- ① Sign Flag (S)
- ② Zero flag (Z)
- ③ Auxiliary Carry flag (AC)
- ④ Parity flag (P)
- ⑤ Carry flag (CY)
- ⑥ Overflow flag (OF)

- ① Directional flag (D)
- ② Interrupt flag (I)
- ③ Trap flag (T)

16-Bit flag Register



{ Empty Spot ; Undefined }
6 Status flag
3 Control flag

Status flag

- ① Sign flag ; 0) MSB is 1 then number is -ve (1) [Set]
as four +ve, MSB 0 (0) [Reset]

② Zero flag ; After any arithmetical or logical operation
if result $\Rightarrow 0 \text{ (00)H}$
then, zero flag [Set] (1)

③ Auxiliary Carry flag ; Used in BCD number System

after arith/logical operation D(3) generates any carry
if passes onto D(4) then the flag is [Set]

only flag not accessible by programmer

④ Parity flag ; If the result is even parity
i.e.

even number of 1's, then the
flag is [Set]

⑤ Carry flag ; Parity is generated when performing n-bit
operation, the result is more than n bits
if so then the flag is [Set]
also called borrow flag

⑥ Overflow flag ; Flag is set when, result of signed
operation is too large to
fit in available no. of bits

Control flags

① Directional flags ; used in string Instructions

o If Set=1 ; access memory from higher memory
location towards lower memory
location

vice versa

② Interrupt flag ; This flag is for interrupt

o If Set=1 ; processor will recognise interrupt

request from peripherals
vice versa

③ Trap flag : Used for On-chip debugging

• If Set = 1 ; puts processor into single step mode for debugging

Ø

generate automatic internal interrupt after each instruction

vice versa.

8086 Instruction Set

- ① Data transfer instruction
- ② Arithmetic instructions
- ③ Bit manipulation instruction
- ④ String instruction
- ⑤ Program execution transfer instruction
- ⑥ Processor Control Instruction
- ⑦ Iteration Control Instruction

Data Transfer Instruction

Used to transfer data from source operand to destination operand

; MOV, POP, PUSHL, PUSHF, POPA (for word)

; IN, OUT (Instruction for Input/output port transfer)

; LEA, LDS, LES (Ins. for address transfer)

; LAHF, SAHF, PUSHF, POPF (Ins. for flag transfer)

Arithmetic Instructions

ADD SUB MUL DIV

Used to perform arithmetic operations like addition, subtraction, multiplication, division

; ADD, ADC, INC, AAA, DAC (Addition operation)

; SUB, SBB, DEC, NPG, AAS (Subtraction operations)

; MUL, IMUL, AAM (Multiplication operations)

; DIV, IDIV, AAD (Division operations)

Bit Manipulation Instructions

Used to perform operation where data bits are involved

; NOT, AND, OR, XOR, TEST (for logical operations)

; SHL, SHR, SAL, SAR (for shift operations)

; ROL, ROR, RCR, RCL (for rotate operations)

String Instruction

Basically all operations involving strings

; REP, MOVS, COMS, INS, OUTS, SCAS, LODS

Program Execution & Transfer Instruction

(or Branch & Loop Instruction)

Used to transfer/Branch instruction during execution

o transfer the instruction during execution without condition



; CALL, RET, JMP

o transfer the instruction during execution with condition

; JAE/JBE, JC/JNC, JE/JZ, JGE/JGNE,
etc.

Processor Control Instruction

Used to control processor by setting/resetting carry flag values

; STC, STD, STI , CLC, CLD, CLI


Iteration Control flag

Used to control the number of times the instruction is executed

; LOOP , LOOPE/LOOPZ , JCXZ



Interrupt Instructions

These are used to call Interrupt during program execution

∴ INT, INTO , RET

Bus Controller 8288

During Maximum Mode, there aren't enough pins on 8086 for Bus Control, thus required additional IC 8288 for controlling bus signals to memory & I/O



CLK ; Clock ; for Internal timing

\overline{AEN} ; Address enable ; if 0, then Control signal gets enabled

CEN ; Control Enable ; if 1, then Common signal gets enabled along with Control signal ($\overline{AEN}=0$)

TOB ; I/O Bus mode ; Selects either I/O Bus mode or System Bus mode

If $TOB=1 \Rightarrow$ Bus mode

$\ominus PDEN=0$

If $TOB=0 \Rightarrow$ System Bus Mode
 $\ominus MCE=1$

ALE ; Address latch enable

DEN ; Data bus enable

DT/R ; Data transmit / receive

MCE/PDEN ; Master Cascade enable / peripheral data enable

Status Signal			Command Signal Generated
$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$	
0	0	0	<u>INTA</u>
0	0	1	<u>TORQ</u>
0	1	0	<u>Pwr / A10WR</u>
0	1	1	<u>HALT STATE</u>
1	0	0	<u>OPCODE fetch</u>
1	0	1	<u>MRD</u>
1	1	0	<u>MWR / AM WR</u>
1	1	1	<u>Passive</u>

It's a 20-bit chip

Clock Generator (8284)


Clock generator provides clock signal, Ready & reset signal to processor

It's a 18-pin chip

Functions :

- Provide stable clock
- for multiprocessor system, facilitate synchronization of multiple clock
- provide resetting to processor

Logical Circuit



- OSC, CLOCK, PCLK are the three outputs generated by the clock section

The crystal oscillator generates Square waves (frequency dependent on the crystal)

This is fed to AND & NOT to generate OSC

- F/C!**; Frequency/crystal selection pin
- EFI**; External frequency Input

o CSYNC allows synchronization between multiple 8287's

The clock signal is divided by 2 for peripheral devices

The reset section is composed of Schmitt triggers or flip flop

DMA Controller

DMA (Direct Memory Access)

It is a hardware device that directly accesses memory with less participation of processor

It communicates with CPU via data bus & Control lines

Through use of address bus & allowing the DMA & RS register to select outputs, the register within DMA is chosen by CPU

RD & WR are two way inputs

BG is Bus grant ; when 0, CPU relinquishes the buses & DMA directly communicates with the memory

DMA Controller Registers


① Address Register ; Contains address to specify the defined location in memory

② Word Count Registers ; It contains the number of words to be transferred

③ Control Register ; Specifies transfer mode

Note

- All registers of DMA appear to CPU as I/O interface registers, thus the CPU can read/write onto DMA register under program control via data bus



Working :


- CPU initializes the DMA by sending given information
 - Starting address of Memory block where data is available (to read) or to where data is to be stored (to write)
 - It also sends word count which is number of words in memory block to read/write
 - Control to define mode of transfer (read / write)
 - A control to begin DMA transfer.

Mapped I/O

Processor needs to communicate to various memory & I/O devices
data flow;

Isolated I/O

- Common bus (data & address) for memory & I/O
- Separate Read write Control lines
- Address Space for memory & I/O is Isolated



- I/O addresses are called ports
- Complex logic

Memory-Mapped I/O


- In this case every bus is common

↓
Same set of instruction work for I/O & Memory

- I/O & Memory have same address space

- Addressing capability of Memory becomes less, as some part is occupied by I/O

- Smaller size
- Less efficient



- Simple logic, I/O treated as memory