

原码二位乘法器设计

一、VHDL 描述

1.1 顶层模块设计

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity multiplier is
5      Port(
6          clk,start:in std_logic;
7          ain,bin:in std_logic_vector(7 downto 0);
8          done:out std_logic;
9          sout:inout std_logic_vector(15 downto 0)
10     );
11 end multiplier;
12
13 architecture Behavioral of multiplier is
14
15     component multiplier_ctrl
16         Port (
17             clk,start:in std_logic;
18             clkout,rstall,done:out std_logic
19         );
20     end component;
21     component multiplier_8bitshiftreg
22         Port (
23             clk,load:in std_logic;
24             din:in std_logic_vector(7 downto 0);
25             qb0,qb1:out std_logic
26         );
27     end component;
28     component multiplier_16bitreg
29         Port (
30             clk,clr:in std_logic;
31             d:in std_logic_vector(8 downto 0);
32             q:out std_logic_vector(15 downto 0)
33         );
34     end component;
35     component multiplier_selector
36         Port (
37             clk,rst:in std_logic;
```

```

38         a0,a1,cin:in std_logic;
39         din:in std_logic_vector(7 downto 0);
40         cout:out std_logic;
41         dout:out std_logic_vector(7 downto 0)
42     );
43 end component;
44 component multiplier_8bitadder
45     Port (
46         clk,rst:in std_logic;
47         cin:in std_logic;
48         ain,bin:in std_logic_vector(7 downto 0);
49         sout:out std_logic_vector(8 downto 0)
50     );
51 end component;
52
53 signal clk_line:std_logic;
54 signal rst_line:std_logic;
55 signal cin_line:std_logic;
56 signal qb1_line,qb0_line:std_logic;
57 signal bin_line:std_logic_vector(7 downto 0);
58 signal sout_line:std_logic_vector(8 downto 0);
59 signal test_line:std_logic_vector(8 downto 0);
60
61 begin
62 multiplier_ctrl_inst:multiplier_ctrl port
63 map(clk⇒clk,start⇒start,clkout⇒clk_line,rstall⇒rst_line,done⇒done);
64 multiplier_8bitshiftreg_inst:multiplier_8bitshiftreg port
65 map(clk⇒clk_line,load⇒rst_line,din⇒ain,qb0⇒qb0_line,qb1⇒qb1_line);
66 multiplier_16bitreg_inst:multiplier_16bitreg port
67 map(clk⇒clk_line,clr⇒rst_line,d⇒sout_line,q⇒sout);
68 multiplier_selector_inst:multiplier_selector port
69 map(clk⇒clk_line,rst⇒rst_line,a0⇒qb0_line,a1⇒qb1_line,cin⇒sout_line(8),din⇒b
70 in,cout⇒cin_line,dout⇒bin_line);
71 multiplier_8bitadder_inst:multiplier_8bitadder port
72 map(clk⇒clk_line,rst⇒rst_line,cin⇒cin_line,ain⇒sout(15 downto
73 8),bin⇒bin_line,sout⇒sout_line);
74
75 end Behavioral;

```

1.2 控制器设计

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_UNSIGNED.ALL;
4  entity multiplier_ctrl is
5      Port (

```

```

6         clk,start:in std_logic;
7         clkout,rstall,done:out std_logic
8     );
9 end multiplier_ctrl;
10
11 architecture Behavioral of multiplier_ctrl is
12
13     signal cnt3b:std_logic_vector(2 downto 0);
14
15     begin
16
17     process(clk,start)
18     begin
19         rstall<=start;
20         if(start='1')then cnt3b<="000";
21         elsif clk'event and clk='1'then if cnt3b<=4 then cnt3b<=cnt3b+1;end if;
22         end if;
23     end process;
24
25     process(clk,cnt3b,start)
26     begin
27         if (start='1')then
28             clkout<='0';done<='0';
29         elsif(start='0')then
30             if cnt3b<=4 then clkout<=clk;
31             else clkout<='0';done<='1';
32             end if;
33         end if;
34     end process;
35
36     end Behavioral;

```

1.3 8位移位寄存器设计

```

1     library IEEE;
2     use IEEE.STD_LOGIC_1164.ALL;
3     use IEEE.STD_LOGIC_UNSIGNED.ALL;
4     entity multiplier_8bitshiftreg is
5         Port (
6             clk,load:in std_logic;
7             din:in std_logic_vector(7 downto 0);
8             qb0,qb1:out std_logic
9         );
10    end multiplier_8bitshiftreg;
11
12    architecture Behavioral of multiplier_8bitshiftreg is

```

```

13
14     signal reg8b:std_logic_vector(7 downto 0);
15
16     begin
17
18     process(clk,load)
19     begin
20         if load='1'then reg8b<=din;q0<='0';q1<='0';end if;
21         if(load='0'and clk='1')then
22             q0<=reg8b(0);
23             q1<=reg8b(1);
24             reg8b(5 downto 0)<=reg8b(7 downto 2);
25             reg8b(7 downto 6)<="00";
26         end if;
27     end process;
28
29     end Behavioral;

```

1.4 16 位锁存器设计

```

1     library IEEE;
2     use IEEE.STD_LOGIC_1164.ALL;
3     use IEEE.STD_LOGIC_UNSIGNED.ALL;
4     entity multiplier_16bitreg is
5         Port (
6             clk,clr:in std_logic;
7             d:in std_logic_vector(8 downto 0);
8             q:out std_logic_vector(15 downto 0)
9         );
10    end multiplier_16bitreg;
11
12    architecture Behavioral of multiplier_16bitreg is
13
14    begin
15
16    process(clk,clr)
17        variable sr16b:std_logic_vector(15 downto 0);
18    begin
19        if clr='1'then
20            sr16b:="0000000000000000";
21        elsif(clr='0'and clk'event and clk='1')then
22            sr16b(15 downto 8):=d(7 downto 0);
23            sr16b(13 downto 0):=sr16b(15 downto 2);
24            sr16b(15):=d(8);
25            sr16b(14):=d(8);
26        end if;

```

```

27         q ≤ sr16b;
28     end process;
29
30 end Behavioral;

```

1.5 8 位加法器设计

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_UNSIGNED.ALL;
4  entity multiplier_8bitadder is
5      Port (
6          clk,rst:in std_logic;
7          cin:in std_logic;
8          ain,bin:in std_logic_vector(7 downto 0);
9          sout:out std_logic_vector(8 downto 0)
10     );
11 end multiplier_8bitadder;
12
13 architecture Behavioral of multiplier_8bitadder is
14 begin
15
16 process(clk,rst,ain,bin,cin)
17 begin
18     if(rst='1')then sout ≤ "0000000000";
19     elsif(rst='0'and clk='0')then
20         sout ≤ ('0'& ain)+(cin & bin);
21     end if;
22 end process;
23
24 end Behavioral;

```

1.6 数据选择器设计

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_UNSIGNED.ALL;
4  entity multiplier_8bitadder is
5      Port (
6          clk,rst:in std_logic;
7          cin:in std_logic;
8          ain,bin:in std_logic_vector(7 downto 0);
9          sout:out std_logic_vector(8 downto 0)
10     );
11 end multiplier_8bitadder;

```

```

12
13     architecture Behavioral of multiplier_8bitadder is
14     begin
15
16     process(clk,rst,ain,bin,cin)
17     begin
18         if(rst='1')then sout≤"000000000";
19         elsif(rst='0'and clk='0')then
20             sout≤('0'& ain)+(cin & bin);
21         end if;
22     end process;
23
24     end Behavioral;

```

二、仿真配置

```

1     library IEEE;
2     use IEEE.STD_LOGIC_1164.ALL;
3
4     entity multiplier_sim is
5     -- Port ( );
6     end multiplier_sim;
7
8     architecture Behavioral of multiplier_sim is
9     component multiplier
10         Port(
11             clk,start:in std_logic;
12             ain,bin:in std_logic_vector(7 downto 0);
13             done:out std_logic;
14             sout:inout std_logic_vector(15 downto 0)
15         );
16     end component;
17
18     signal clk,start: std_logic;
19     signal ain,bin: std_logic_vector(7 downto 0);
20     signal done: std_logic := '0';
21     signal sout: std_logic_vector(15 downto 0) := (others ⇒ '0');
22     begin
23     multiplier_2bit_inst:multipier port map(clk,start,ain,bin,done,sout);
24
25     clock_gen:process
26     begin
27         clk≤'1';
28         wait for 10ns;
29         clk≤'0';
30         wait for 10ns;

```


```

31   end process;
32
33   test:process
34   begin
35       ain ≤ "10100010";
36       bin ≤ "01000101";
37       wait for 25ns;
38       start ≤ '1';
39       wait for 25ns;
40       start ≤ '0';
41       wait for 150ns;
42   end process;
43
44   end Behavioral;

```

三、功能仿真结果与分析

3.1 仿真电路时序图



- 从仿真结果可以看出，乘法器输入两个 8 位原码数：a = a2H = 1010 0010B, b = 45H = 0100 0101B;
- 计算完成后，done = 1, 输出计算结果 sout = 2baaH = 0010 1011 1010 1010B, 经进一步验证结果计算正确;

3.2 电路连接关系图

