

布斯乘法器设计

一、VHDL 描述

1.1 顶层模块设计

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity multiplier_booth is
5      Port(
6          clk,start:in std_logic;
7          ain,bin:in std_logic_vector(7 downto 0);
8          done:out std_logic;
9          sout:inout std_logic_vector(15 downto 0)
10     );
11 end multiplier_booth;
12
13 architecture Behavioral of multiplier_booth is
14
15     component multiplier_booth_ctrl
16         Port (
17             clk,start:in std_logic;
18             clkout,rstall,done:out std_logic
19         );
20     end component;
21     component multiplier_booth_8bitshiftreg
22         Port (
23             clk,load:in std_logic;
24             din:in std_logic_vector(7 downto 0);
25             qb0,qb1:out std_logic
26         );
27     end component;
28     component multiplier_booth_16bitreg
29         Port (
30             clk,clr:in std_logic;
31             d:in std_logic_vector(8 downto 0);
32             q:out std_logic_vector(15 downto 0)
33         );
34     end component;
35     component multiplier_booth_selector
36         Port (
37             clk,rst:in std_logic;
```

```

38         a0,a1:in std_logic;
39         din:in std_logic_vector(7 downto 0);
40         dout:out std_logic_vector(7 downto 0)
41     );
42 end component;
43 component multiplier_booth_8bitadder
44     Port (
45         clk,rst:in std_logic;
46         ain,bin:in std_logic_vector(7 downto 0);
47         sout:out std_logic_vector(8 downto 0)
48     );
49 end component;
50
51 signal clk_line:std_logic;
52 signal rst_line:std_logic;
53 signal qb1_line,qb0_line:std_logic;
54 signal bin_line:std_logic_vector(7 downto 0);
55 signal sout_line:std_logic_vector(8 downto 0);
56 signal test_line:std_logic_vector(8 downto 0);
57
58 begin
59 multiplier_booth_ctrl_inst:multipplier_booth_ctrl port
60 map(clk⇒clk,start⇒start,clkout⇒clk_line,rstall⇒rst_line,done⇒done);
61 multiplier_booth_8bitshiftreg_inst:multipplier_booth_8bitshiftreg port
62 map(clk⇒clk_line,load⇒rst_line,din⇒ain,qb0⇒qb0_line,qb1⇒qb1_line);
63 multiplier_booth_16bitreg_inst:multipplier_booth_16bitreg port
64 map(clk⇒clk_line,clr⇒rst_line,d⇒sout_line,q⇒sout);
65 multiplier_booth_selector_inst:multipplier_booth_selector port
66 map(clk⇒clk_line,rst⇒rst_line,a0⇒qb0_line,a1⇒qb1_line,din⇒bin,dout⇒bin_line)
67 ;
68 multiplier_booth_8bitadder_inst:multipplier_booth_8bitadder port
69 map(clk⇒clk_line,rst⇒rst_line,ain⇒sout(15 downto
70 8),bin⇒bin_line,sout⇒sout_line);
71
72 end Behavioral;

```

1.2 控制器设计

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_UNSIGNED.ALL;
4  entity multiplier_booth_ctrl is
5      Port (
6          clk,start:in std_logic;
7          clkout,rstall,done:out std_logic
8      );

```

```

9   end multiplier_booth_ctrl;
10
11  architecture Behavioral of multiplier_booth_ctrl is
12
13    signal cnt4b:std_logic_vector(3 downto 0);
14
15    begin
16
17    process(clk,start)
18    begin
19        rstall<=start;
20        if(start='1')then cnt4b<="0000";
21        elsif clk'event and clk='1'then if cnt4b<=8 then cnt4b<=cnt4b+1;end if;
22        end if;
23    end process;
24
25    process(clk,cnt4b,start)
26    begin
27        if (start='1')then
28            clkout<='0';done<='0';
29        elsif(start='0')then
30            if cnt4b<=8 then clkout<=clk;
31            else clkout<='0';done<='1';
32            end if;
33        end if;
34    end process;
35
36    end Behavioral;

```

1.3 8位移位寄存器设计

```

1   library IEEE;
2   use IEEE.STD_LOGIC_1164.ALL;
3   use IEEE.STD_LOGIC_UNSIGNED.ALL;
4   entity multiplier_booth_8bitshiftreg is
5       Port (
6           clk,load:in std_logic;
7           din:in std_logic_vector(7 downto 0);
8           qb0,qb1:out std_logic
9       );
10  end multiplier_booth_8bitshiftreg;
11
12  architecture Behavioral of multiplier_booth_8bitshiftreg is
13
14    signal reg8b:std_logic_vector(8 downto 0);
15

```

```

16  begin
17
18  process(clk,load)
19  begin
20      if load='1'then
21          if(din(7)='1')then reg8b(8 downto 1)≤(din(7)&(not din(6 downto
0))))+1;else reg8b(8 downto 1)≤din;end if;  --取补码
22          reg8b(0)≤'0';
23          qb0≤'0';qb1≤'0';
24      end if;
25      if(load='0'and clk='1')then
26          qb0≤reg8b(0);
27          qb1≤reg8b(1);
28          reg8b(7 downto 0)≤reg8b(8 downto 1);
29          reg8b(8)≤'0';
30      end if;
31  end process;
32
33  end Behavioral;

```

1.4 16 位锁存器设计

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_UNSIGNED.ALL;
4  entity multiplier_booth_16bitreg is
5      Port (
6          clk,clr:in std_logic;
7          d:in std_logic_vector(8 downto 0);
8          q:out std_logic_vector(15 downto 0)
9      );
10 end multiplier_booth_16bitreg;
11
12 architecture Behavioral of multiplier_booth_16bitreg is
13
14 begin
15
16 process(clk,clr)
17 variable sr16b:std_logic_vector(15 downto 0);
18 begin
19     if clr='1'then
20         sr16b:="0000000000000000";
21     elsif(clr='0'and clk'event and clk='1')then
22         sr16b(15 downto 8):=d(7 downto 0);
23         sr16b(14 downto 0):=sr16b(15 downto 1);
24         sr16b(15):=d(8);  --移位复制符号位

```

```

25     end if;
26     q ≤ sr16b;
27 end process;
28
29 end Behavioral;

```

1.5 8 位加法器设计

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_UNSIGNED.ALL;
4  entity multiplier_booth_8bitadder is
5      Port (
6          clk,rst:in std_logic;
7          ain,bin:in std_logic_vector(7 downto 0);
8          sout:out std_logic_vector(8 downto 0)
9      );
10 end multiplier_booth_8bitadder;
11
12 architecture Behavioral of multiplier_booth_8bitadder is
13 begin
14
15 process(clk,rst,ain,bin)
16 begin
17     if(rst='1')then sout ≤ "000000000";
18     elsif(rst='0'and clk='0')then
19         sout ≤ (ain(7) & ain)+(bin(7) & bin);    --符号位扩展加法
20     end if;
21 end process;
22
23 end Behavioral;

```

1.6 数据选择器设计

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_UNSIGNED.ALL;
4  entity multiplier_booth_selector is
5      Port (
6          clk,rst:in std_logic;
7          a0,a1:in std_logic;
8          din:in std_logic_vector(7 downto 0);
9          dout:out std_logic_vector(7 downto 0)
10     );
11 end multiplier_booth_selector;

```

```

12
13 architecture Behavioral of multiplier_booth_selector is
14
15 begin
16
17 process(clk,a0,a1,din)
18 variable complement_x:std_logic_vector(7 downto 0);
19 variable complement_x_negative:std_logic_vector(7 downto 0);
20 begin
21     if(rst='1')then dout<="00000000";
22     elsif(rst='0'and clk'event and clk='0')then
23         if(din(7)='1')then complement_x:=(din(7)&(not din(6 downto 0)))+1;else
complement_x:=din;end if;      --取X补码
24         if((not din(7))='1')then complement_x_negative:=((not din(7))&(not din(6
downto 0)))+1;else complement_x_negative:=(not din(7))&din(6 downto 0);end if; --
取-X补码
25         if(a1=a0)then dout<="00000000";
26         elsif(a0='1'and a1='0')then dout<=complement_x;
27         elsif(a0='0'and a1='1')then dout<=complement_x_negative;
28         end if;
29     end if;
30 end process;
31
32 end Behavioral;

```

二、仿真配置

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity multiplier_booth_sim is
5     -- Port ( );
6 end multiplier_booth_sim;
7
8 architecture Behavioral of multiplier_booth_sim is
9     component multiplier_booth
10         Port(
11             clk,start:in std_logic;
12             ain,bin:in std_logic_vector(7 downto 0);
13             done:out std_logic;
14             sout:inout std_logic_vector(15 downto 0)
15         );
16     end component;
17     signal clk,start: std_logic;
18     signal ain,bin: std_logic_vector(7 downto 0);
19     signal done: std_logic;

```


```

20  signal sout: std_logic_vector(15 downto 0);
21  begin
22  multiplier_booth_inst:multiplier_booth port map(clk,start,ain,bin,done,sout);
23
24  clock_gen:process
25  begin
26      clk<='1';
27      wait for 10ns;
28      clk<='0';
29      wait for 10ns;
30  end process;
31
32  test:process
33  begin
34      ain<="00000011";
35      bin<="10000011";
36      wait for 25ns;
37      start<='1';
38      wait for 25ns;
39      start<='0';
40      wait for 200ns;
41  end process;
42
43  end Behavioral;

```

三、功能仿真结果与分析

3.1 仿真电路时序图



- 从仿真结果可以看出，乘法器输入两个 8 位原码数：a = 03H = 0000 0011B，即 a = +3; b = 83H = 1000 0011B，即 b = -3;
- 计算完成后，done = 1, 输出计算结果 sout = FFF7H = [-9]补 = [1000 0000 0000 1001B]补 = 1111 1111 1111 0111B = FFF7H, 经验证结果计算正确;

3.2 电路连接关系图

