原码二位乘法器设计

一、VHDL 描述

1.1 顶层模块设计

```
1
     library IEEE;
 2
     use IEEE.STD_LOGIC_1164.ALL;
 3
 4
     entity multiplier is
 5
          Port(
              clk,start:in std_logic;
 6
 7
              ain,bin:in std_logic_vector(7 downto 0);
 8
              done:out std_logic;
9
              sout:inout std_logic_vector(15 downto 0)
10
          );
11
      end multiplier;
12
13
     architecture Behavioral of multiplier is
14
15
     component multiplier_ctrl
          Port (
16
17
              clk,start:in std_logic;
              clkout,rstall,done:out std_logic
18
19
           );
      end component;
20
21
      component multiplier_8bitshiftreg
          Port (
22
23
              clk,load:in std_logic;
24
              din:in std_logic_vector(7 downto 0);
              qb0,qb1:out std_logic
25
           );
26
27
      end component;
      component multiplier_16bitreg
28
          Port (
29
              clk,clr:in std_logic;
30
31
              d:in std_logic_vector(8 downto 0);
              q:out std_logic_vector(15 downto 0)
32
           );
33
      end component;
34
35
      component multiplier_selector
          Port (
36
37
              clk,rst:in std_logic;
```

```
a0,a1,cin:in std_logic;
38
39
              din:in std_logic_vector(7 downto 0);
40
              cout:out std_logic;
              dout:out std_logic_vector(7 downto 0)
41
42
           );
      end component;
43
      component multiplier_8bitadder
44
          Port (
45
              clk,rst:in std_logic;
46
47
              cin:in std_logic;
48
              ain,bin:in std_logic_vector(7 downto 0);
49
              sout:out std_logic_vector(8 downto 0)
           );
50
51
      end component;
52
53
      signal clk_line:std_logic;
54
      signal rst_line:std_logic;
55
      signal cin_line:std_logic;
      signal gb1_line,gb0_line:std_logic;
56
57
      signal bin_line:std_logic_vector(7 downto 0);
      signal sout_line:std_logic_vector(8 downto 0);
58
59
      signal test_line:std_logic_vector(8 downto 0);
60
61
      begin
62
      multiplier_ctrl_inst:multiplier_ctrl port
      map(clk⇒clk,start⇒start,clkout⇒clk_line,rstall⇒rst_line,done⇒done);
63
      multiplier_8bitshiftreg_inst:multiplier_8bitshiftreg_port
      map(clk⇒clk_line,load⇒rst_line,din⇒ain,qb0⇒qb0_line,qb1⇒qb1_line);
64
      multiplier_16bitreg_inst:multiplier_16bitreg_port
      map(clk⇒clk_line,clr⇒rst_line,d⇒sout_line,q⇒sout);
65
      multiplier_selector_inst:multiplier_selector port
      map(clk \Rightarrow clk\_line, rst \Rightarrow rst\_line, a0 \Rightarrow qb0\_line, a1 \Rightarrow qb1\_line, cin \Rightarrow sout\_line(8), din \Rightarrow b
      in,cout⇒cin_line,dout⇒bin_line);
66
      multiplier_8bitadder_inst:multiplier_8bitadder port
      map(clk⇒clk_line,rst⇒rst_line,cin⇒cin_line,ain⇒sout(15 downto
      8),bin⇒bin_line,sout⇒sout_line);
67
68
      end Behavioral;
```

1.2 控制器设计

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_UNSIGNED.ALL;
4 entity multiplier_ctrl is
5 Port (
```

```
6
              clk,start:in std_logic;
 7
              clkout,rstall,done:out std_logic
           );
8
9
      end multiplier_ctrl;
10
11
      architecture Behavioral of multiplier_ctrl is
12
13
      signal cnt3b:std_logic_vector(2 downto 0);
14
15
      begin
16
17
      process(clk,start)
18
      begin
19
          rstall ≤ start;
20
          if(start='1')then cnt3b ≤ "000";
21
          elsif clk'event and clk='1'then if cnt3b\leq4 then cnt3b\leq cnt3b+1;end if;
22
          end if;
23
      end process;
24
25
      process(clk,cnt3b,start)
26
      begin
27
          if (start='1')then
              clkout ≤ '0';done ≤ '0';
28
29
          elsif(start='0')then
              if cnt3b ≤ 4 then clkout ≤ clk;
30
31
              else clkout ≤ '0';done ≤ '1';
32
              end if;
          end if;
33
34
      end process;
35
36
      end Behavioral;
```

1.3 8位移位寄存器设计

```
1
     library IEEE;
 2
     use IEEE.STD_LOGIC_1164.ALL;
 3
     use IEEE.STD_LOGIC_UNSIGNED.ALL;
      entity multiplier_8bitshiftreg is
 4
 5
          Port (
              clk,load:in std_logic;
 6
7
              din:in std_logic_vector(7 downto 0);
8
              qb0,qb1:out std_logic
9
           );
      end multiplier_8bitshiftreg;
10
11
12
     architecture Behavioral of multiplier_8bitshiftreg is
```

```
13
14
      signal reg8b:std_logic_vector(7 downto 0);
15
16
      begin
17
      process(clk,load)
18
19
      begin
          if load='1'then reg8b \leq din;qb0 \leq '0';qb1 \leq '0';end if;
20
           if(load='0'and clk='1')then
21
               qb0 \leq reg8b(0);
22
23
               qb1 ≤ reg8b(1);
24
               reg8b(5 downto 0) ≤ reg8b(7 downto 2);
25
               reg8b(7 downto 6) ≤ "00";
26
           end if;
27
      end process;
28
29
      end Behavioral;
```

1.4 16 位锁存器设计

```
1
     library IEEE;
 2
     use IEEE.STD_LOGIC_1164.ALL;
 3
     use IEEE.STD_LOGIC_UNSIGNED.ALL;
      entity multiplier_16bitreg is
 4
          Port (
 5
              clk,clr:in std_logic;
 6
7
              d:in std_logic_vector(8 downto 0);
              q:out std_logic_vector(15 downto 0)
8
9
           );
      end multiplier_16bitreg;
10
11
12
     architecture Behavioral of multiplier_16bitreg is
13
14
     begin
15
     process(clk,clr)
16
17
     variable sr16b:std_logic_vector(15 downto 0);
18
     begin
19
          if clr='1'then
              sr16b:="000000000000000";
20
          elsif(clr='0'and clk'event and clk='1')then
21
22
              sr16b(15 downto 8):=d(7 downto 0);
23
              sr16b(13 downto 0):=sr16b(15 downto 2);
24
              sr16b(15):=d(8);
              sr16b(14):=d(8);
25
26
          end if;
```

```
q ≤ sr16b;
end process;

end Behavioral;
```

1.58位加法器设计

```
1
      library IEEE;
 2
      use IEEE.STD_LOGIC_1164.ALL;
      use IEEE.STD_LOGIC_UNSIGNED.ALL;
 3
      entity multiplier_8bitadder is
 4
          Port (
 5
              clk,rst:in std_logic;
 6
 7
              cin:in std_logic;
              ain,bin:in std_logic_vector(7 downto 0);
 8
              sout:out std_logic_vector(8 downto 0)
9
           );
10
      end multiplier_8bitadder;
11
12
13
      architecture Behavioral of multiplier_8bitadder is
      begin
14
15
16
      process(clk,rst,ain,bin,cin)
17
      begin
          if(rst='1')then sout < "0000000000";
18
          elsif(rst='0'and clk='0')then
19
20
              sout ≤ ('0'& ain)+(cin & bin);
21
          end if;
22
      end process;
23
24
      end Behavioral;
```

1.6 数据选择器设计

```
1
     library IEEE;
 2
     use IEEE.STD_LOGIC_1164.ALL;
 3
     use IEEE.STD_LOGIC_UNSIGNED.ALL;
      entity multiplier_8bitadder is
 4
          Port (
 5
              clk,rst:in std_logic;
 6
 7
              cin:in std_logic;
              ain,bin:in std_logic_vector(7 downto 0);
 8
              sout:out std_logic_vector(8 downto 0)
9
10
           );
11
      end multiplier_8bitadder;
```

```
12
13
      architecture Behavioral of multiplier_8bitadder is
14
      begin
15
16
      process(clk,rst,ain,bin,cin)
      begin
17
          if(rst='1')then sout < "0000000000";
18
          elsif(rst='0'and clk='0')then
19
20
              sout ≤ ('0'& ain)+(cin & bin);
21
          end if;
22
      end process;
23
24
      end Behavioral;
```


二、仿真配置

```
1
     library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
 2
 3
     entity multiplier_sim is
 4
     -- Port ();
 5
     end multiplier_sim;
 6
7
8
     architecture Behavioral of multiplier_sim is
9
      component multiplier
10
          Port(
              clk,start:in std_logic;
11
12
              ain,bin:in std_logic_vector(7 downto 0);
              done:out std_logic;
13
14
              sout:inout std_logic_vector(15 downto 0)
15
          );
16
     end component;
17
      signal clk,start: std_logic;
18
      signal ain,bin: std_logic_vector(7 downto 0);
19
      signal done: std_logic := '0';
20
      signal sout: std_logic_vector(15 downto 0) := (others ⇒ '0');
21
22
     begin
     multiplier_2bit_inst:multiplier port map(clk,start,ain,bin,done,sout);
23
24
25
     clock_gen:process
     begin
26
27
          clk ≤ '1';
          wait for 10ns;
28
29
          clk ≤ '0';
          wait for 10ns;
30
```

```
31
      end process;
32
      test:process
33
      begin
34
35
          ain ≤ "10100010";
          bin ≤ "01000101";
36
37
          wait for 25ns;
          start ≤ '1';
38
39
          wait for 25ns;
          start ≤ '0';
40
41
          wait for 150ns;
42
      end process;
43
44
      end Behavioral;
```

三、功能仿真结果与分析

3.1 仿真电路时序图



- 从仿真结果可以看出,乘法器输入两个 8位原码数: a = a2H = 1010 0010B, b = 45H = 0100 0101B;
- 计算完成后, done = 1, 输出计算结果 sout = 2baaH = 0010 1011 1010 1010B, 经进一步验证结果 计算正确;

3.2 电路连接关系图

