


8 位双向移位寄存器

一、基本原理

1.1 模型结构

根据寄存器设计要求，统一其引脚的模型结构如下图所示：



1.2 功能设计

根据芯片结构以及引脚分配，可得 8 位双向移位寄存器的功能设计表，如下所示：

CLK	RESET	MODE	工作状态
x	0	xx	复位
↑	1	00	置数
↑	1	01	右移
↑	1	10	左移
x	1	11	保持

二、VHDL描述

```
1 library IEEE;  
2 use IEEE.STD_LOGIC_1164.ALL;
```

```

3
4 entity Registers2 is
5     Port ( D : in bit_vector(7 downto 0);
6           MODE : in bit_vector(1 downto 0);
7           CLK : in bit;
8           DIR : in bit;
9           DIL : in bit;
10          Reset : in bit;
11          Q : buffer bit_vector(7 downto 0));
12 end Registers2;
13
14 architecture Behavioral of Registers2 is
15 begin
16     process(Reset, CLK, MODE, DIR, DIL)
17     begin
18         if Reset = '0' then Q <= "00000000";    -- clear Q
19         elsif CLK'event and CLK = '1' then      -- keep with
clk
20             if MODE = "00" then                -- load D
21                 Q <= D;
22             elsif MODE = "01" then              -- right shift
23                 for i in 7 downto 1 loop
24                     Q(i-1) <= Q(i);
25                 end loop;
26                 Q(7) <= DIR;
27             elsif MODE = "10" then              -- left shift
28                 for i in 0 to 6 loop
29                     Q(i+1) <= Q(i);
30                 end loop;
31                 Q(0) <= DIL;
32             else                                -- keep Q
33                 Q <= Q;
34             end if;
35         end if;
36     end process;
37 end Behavioral;

```

三、仿真配置

仿真配置 **Pipline**: 同步置数 → 同步右移 → 同步左移 → 状态保持 → 异步清零

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity Registers2_sim is

```

```

5  -- port()
6  end RegisterS2_sim;
7
8  architecture Behavioral of RegisterS2_sim is
9
10 component RegisterS2 is
11     Port ( D : in bit_vector(7 downto 0);
12           MODE : in bit_vector(1 downto 0);
13           CLK : in bit;
14           DIR : in bit;
15           DIL : in bit;
16           Reset : in bit;
17           Q : buffer bit_vector(7 downto 0));
18 end component;
19
20 signal CLK, DIR, DIL, Reset : bit := '0';
21 signal D : bit_vector(7 downto 0) := "00000000";
22 signal MODE : bit_vector(1 downto 0) := "00";
23 signal Q : bit_vector(7 downto 0);
24 constant CLK_Period : time := 10 ns;
25
26 begin
27     UUT: RegisterS2 port map(
28         CLK => CLK,
29         DIR => DIR,
30         DIL => DIL,
31         Reset => Reset,
32         D => D,
33         MODE => MODE,
34         Q => Q );
35
36     -- clk production
37     process
38     begin
39         CLK <= '0';
40         wait for CLK_Period / 2;
41         CLK <= '1';
42         wait for CLK_Period / 2;
43     end process;
44
45     -- register simulation
46     process
47     begin
48         Reset <= '1';
49         MODE <= "00";      -- load D

```


```

50     for i in 0 to 8 loop
51         D <= "00000000";
52         if i < 8 then D(i) <= '1';
53         end if;
54         wait for CLK_Period;
55     end loop;
56
57     MODE <= "01";      -- right shift
58     for i in 0 to 7 loop
59         DIR <= not DIR;
60         wait for CLK_Period;
61     end loop;
62
63     MODE <= "10";      -- left shift
64     for i in 0 to 7 loop
65         DIL <= not DIL;
66         wait for CLK_Period;
67     end loop;
68
69     MODE <= "11";      -- keep Q
70     for i in 0 to 7 loop
71         D <= "00000000";
72         D(i) <= '1';
73         DIL <= not DIL;
74         DIR <= not DIR;
75         wait for CLK_Period;
76     end loop;
77
78     Reset <= '0';      -- clear Q
79     for i in 0 to 7 loop
80         D <= "00000000";
81         D(i) <= '1';
82         DIL <= not DIL;
83         DIR <= not DIR;
84         MODE(0) <= not MODE(0);
85         MODE(1) <= MODE(1) XOR MODE(0);
86         wait for CLK_Period;
87     end loop;
88 end process;
89 end Behavioral;

```

四、仿真结果及分析

4.1 同步置数、同步右移




- 从功能仿真结果可以看出，当RESET=1、MODE=00时，进行同步置数，即 $Q = D$ ：

在时钟上升沿 Q 状态都会获取输入的数据 D 进行更新；

- 从功能仿真结果可以看出，当RESET=1、MODE=01时，进行同步右移：

Q 始态 = 00H=00000000B，第一个时钟上升沿时，DIR=1， Q 状态更新为 80H=10000000B，即右移一位输入串行数据 DIR，后各时钟周期同理；

4.2 同步左移、状态保持




- 从功能仿真结果可以看出，当RESET=1、MODE=10时，进行同步左移：

Q 始态 = 55H=01010101B，第一个时钟上升沿时，DIL=1， Q 状态更新为 abH=10101011B，即左移一位输入串行数据 DIL，后各时钟周期同理；

- 从功能仿真结果可以看出，当RESET=1、MODE=11时，进行状态保持，即 $Q(n+1) = Q(n)$ ：
Q始态 = aaH，而后不论 DIR, DIL, D 数据如何变化，Q 始终保持最初的状态；

4.3 异步清零



- 从功能仿真结果可以看出，当RESET=0时，进行异步清零：
Q 始态 = aaH，当 Reset = 0 时，不论 MODE, DIR, DIL, D 数据如何变化，Q 始终保持输出为全 0；