布斯乘法器设计

一、VHDL 描述

1.1 顶层模块设计

```
1
     library IEEE;
 2
     use IEEE.STD_LOGIC_1164.ALL;
 3
 4
     entity multiplier_booth is
 5
          Port(
              clk,start:in std_logic;
 6
 7
              ain,bin:in std_logic_vector(7 downto 0);
 8
              done:out std_logic;
9
              sout:inout std_logic_vector(15 downto 0)
10
          );
11
      end multiplier_booth;
12
13
     architecture Behavioral of multiplier_booth is
14
15
     component multiplier_booth_ctrl
          Port (
16
17
              clk,start:in std_logic;
              clkout,rstall,done:out std_logic
18
19
           );
      end component;
20
21
      component multiplier_booth_8bitshiftreg
          Port (
22
23
              clk,load:in std_logic;
24
              din:in std_logic_vector(7 downto 0);
              qb0,qb1:out std_logic
25
           );
26
27
      end component;
      component multiplier_booth_16bitreg
28
          Port (
29
              clk,clr:in std_logic;
30
31
              d:in std_logic_vector(8 downto 0);
              q:out std_logic_vector(15 downto 0)
32
           );
33
34
      end component;
35
      component multiplier_booth_selector
          Port (
36
37
              clk,rst:in std_logic;
```

```
38
              a0,a1:in std_logic;
39
              din:in std_logic_vector(7 downto 0);
              dout:out std_logic_vector(7 downto 0)
40
           );
41
42
      end component;
      component multiplier_booth_8bitadder
43
          Port (
44
45
              clk,rst:in std_logic;
              ain,bin:in std_logic_vector(7 downto 0);
46
              sout:out std_logic_vector(8 downto 0)
47
           );
48
49
      end component;
50
51
      signal clk_line:std_logic;
      signal rst_line:std_logic;
52
53
      signal qb1_line,qb0_line:std_logic;
      signal bin_line:std_logic_vector(7 downto 0);
54
55
      signal sout_line:std_logic_vector(8 downto 0);
      signal test_line:std_logic_vector(8 downto 0);
56
57
58
      begin
59
      multiplier_booth_ctrl_inst:multiplier_booth_ctrl port
      map(clk⇒clk,start⇒start,clkout⇒clk_line,rstall⇒rst_line,done⇒done);
60
      multiplier_booth_8bitshiftreg_inst:multiplier_booth_8bitshiftreg_port
      map(clk⇒clk_line,load⇒rst_line,din⇒ain,qb0⇒qb0_line,qb1⇒qb1_line);
61
      multiplier_booth_16bitreg_inst:multiplier_booth_16bitreg_port
      map(clk⇒clk_line,clr⇒rst_line,d⇒sout_line,q⇒sout);
62
      multiplier_booth_selector_inst:multiplier_booth_selector port
      map(clk \Rightarrow clk\_line, rst \Rightarrow rst\_line, a0 \Rightarrow qb0\_line, a1 \Rightarrow qb1\_line, din \Rightarrow bin, dout \Rightarrow bin\_line)
63
      multiplier_booth_8bitadder_inst:multiplier_booth_8bitadder port
      map(clk⇒clk_line,rst⇒rst_line,ain⇒sout(15 downto
      8),bin⇒bin_line,sout⇒sout_line);
64
65
      end Behavioral;
```

1.2 控制器设计

```
1
    library IEEE;
2
     use IEEE.STD_LOGIC_1164.ALL;
3
     use IEEE.STD_LOGIC_UNSIGNED.ALL;
4
     entity multiplier_booth_ctrl is
5
         Port (
             clk,start:in std_logic;
6
7
             clkout,rstall,done:out std_logic
8
          );
```

```
9
      end multiplier_booth_ctrl;
10
11
      architecture Behavioral of multiplier_booth_ctrl is
12
13
      signal cnt4b:std_logic_vector(3 downto 0);
14
      begin
15
16
      process(clk,start)
17
      begin
18
19
          rstall ≤ start;
20
          if(start='1')then cnt4b ≤ "0000";
21
          elsif clk'event and clk='1'then if cnt4b≤8 then cnt4b≤cnt4b+1;end if;
22
          end if;
      end process;
23
24
25
      process(clk,cnt4b,start)
      begin
26
27
          if (start='1')then
28
              clkout ≤ '0'; done ≤ '0';
29
          elsif(start='0')then
30
              if cnt4b ≤ 8 then clkout ≤ clk;
31
              else clkout ≤ '0';done ≤ '1';
32
              end if;
33
          end if;
34
      end process;
35
36
      end Behavioral;
```

1.3 8位移位寄存器设计

```
1
     library IEEE;
 2
     use IEEE.STD_LOGIC_1164.ALL;
     use IEEE.STD_LOGIC_UNSIGNED.ALL;
 3
 4
     entity multiplier_booth_8bitshiftreg is
 5
          Port (
              clk,load:in std_logic;
 6
7
              din:in std_logic_vector(7 downto 0);
              qb0,qb1:out std_logic
8
9
           );
      end multiplier_booth_8bitshiftreg;
10
11
12
      architecture Behavioral of multiplier_booth_8bitshiftreg is
13
14
      signal reg8b:std_logic_vector(8 downto 0);
15
```

```
16
      begin
17
      process(clk,load)
18
19
      begin
20
          if load='1'then
               if (din(7)='1') then reg8b(8 downto 1) \leq (din(7)\&(not\ din(6\ downto
21
      0)))+1;else reg8b(8 downto 1) ≤ din;end if; --取补码
22
               reg8b(0) < '0';
23
               qb0 ≤ '0';qb1 ≤ '0';
          end if;
24
          if(load='0'and clk='1')then
25
26
               qb0 \leq reg8b(0);
27
               qb1 ≤ reg8b(1);
28
               reg8b(7 downto 0) ≤ reg8b(8 downto 1);
29
               reg8b(8) ≤ '0';
          end if;
30
31
      end process;
32
33
      end Behavioral;
```

1.416 位锁存器设计

```
1
     library IEEE;
 2
     use IEEE.STD_LOGIC_1164.ALL;
 3
     use IEEE.STD_LOGIC_UNSIGNED.ALL;
     entity multiplier_booth_16bitreg is
 4
 5
          Port (
              clk,clr:in std_logic;
 6
7
              d:in std_logic_vector(8 downto 0);
              q:out std_logic_vector(15 downto 0)
8
9
           );
10
     end multiplier_booth_16bitreg;
11
12
     architecture Behavioral of multiplier_booth_16bitreg is
13
14
     begin
15
     process(clk,clr)
16
17
     variable sr16b:std_logic_vector(15 downto 0);
18
     begin
19
         if clr='1'then
20
              sr16b:="000000000000000";
          elsif(clr='0'and clk'event and clk='1')then
21
22
              sr16b(15 downto 8):=d(7 downto 0);
              sr16b(14 downto 0):=sr16b(15 downto 1);
23
24
              sr16b(15) := d(8);
                                 --移位复制符号位
```

```
25 end if;

26 q≤sr16b;

27 end process;

28

29 end Behavioral;
```

1.58位加法器设计

```
1
     library IEEE;
 2
      use IEEE.STD_LOGIC_1164.ALL;
     use IEEE.STD_LOGIC_UNSIGNED.ALL;
 3
      entity multiplier_booth_8bitadder is
 4
          Port (
 5
              clk,rst:in std_logic;
 6
 7
              ain,bin:in std_logic_vector(7 downto 0);
              sout:out std_logic_vector(8 downto 0)
8
9
           );
      end multiplier_booth_8bitadder;
10
11
12
      architecture Behavioral of multiplier_booth_8bitadder is
     begin
13
14
15
      process(clk,rst,ain,bin)
     begin
16
          if(rst='1')then sout < "0000000000";
17
          elsif(rst='0'and clk='0')then
18
19
              sout ≤ (ain(7) & ain)+(bin(7) & bin); --符号位扩展加法
20
          end if;
21
      end process;
22
23
      end Behavioral;
```

1.6 数据选择器设计

```
1
     library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
 2
 3
     use IEEE.STD_LOGIC_UNSIGNED.ALL;
      entity multiplier_booth_selector is
 4
          Port (
 5
              clk,rst:in std_logic;
 6
 7
              a0,a1:in std_logic;
              din:in std_logic_vector(7 downto 0);
 8
              dout:out std_logic_vector(7 downto 0)
9
10
           );
11
      end multiplier_booth_selector;
```

```
12
13
      architecture Behavioral of multiplier_booth_selector is
14
15
      begin
16
17
      process(clk,a0,a1,din)
      variable complement_x:std_logic_vector(7 downto 0);
18
      variable complement_x_negative:std_logic_vector(7 downto 0);
19
20
      begin
          if(rst='1')then dout < "00000000";
21
22
          elsif(rst='0'and clk'event and clk='0')then
23
              if (din(7)='1') then complement_x:=(din(7)&(not\ din(6\ downto\ 0)))+1; else
                                    --取X补码
      complement_x:=din;end if;
24
              if((not din(7))='1')then complement_x_negative:=((not din(7))&(not din(6))
      downto 0)))+1;else complement_x_negative:=(not din(7))&din(6 downto 0);end if; --
     取-X补码
25
              if(a1=a0)then dout < "000000000";
              elsif(a0='1'and a1='0')then dout ≤ complement_x;
26
27
              elsif(a0='0'and a1='1')then dout ≤ complement_x_negative;
28
              end if;
29
          end if;
30
      end process;
31
32
     end Behavioral;
```


二、仿真配置

```
library IEEE;
 1
 2
     use IEEE.STD_LOGIC_1164.ALL;
 3
 4
      entity multiplier_booth_sim is
 5
      -- Port ();
      end multiplier_booth_sim;
 6
 7
 8
      architecture Behavioral of multiplier_booth_sim is
9
      component multiplier_booth
          Port(
10
11
              clk,start:in std_logic;
12
              ain,bin:in std_logic_vector(7 downto 0);
13
              done:out std_logic;
14
              sout:inout std_logic_vector(15 downto 0)
          );
15
16
      end component;
      signal clk,start: std_logic;
17
18
      signal ain,bin: std_logic_vector(7 downto 0);
      signal done: std_logic;
19
```

```
20
      signal sout: std_logic_vector(15 downto 0);
21
      begin
      multiplier_booth_inst:multiplier_booth port map(clk,start,ain,bin,done,sout);
22
23
24
      clock_gen:process
25
      begin
          clk ≤ '1';
26
27
          wait for 10ns;
          clk ≤ '0';
28
29
          wait for 10ns;
      end process;
30
31
32
      test:process
      begin
33
          ain ≤ "00000011";
34
          bin ≤ "10000011";
35
36
          wait for 25ns;
37
          start ≤ '1';
          wait for 25ns;
38
39
          start ≤ '0';
          wait for 200ns;
40
41
      end process;
42
43
      end Behavioral;
```

三、功能仿真结果与分析

3.1 仿真电路时序图



- 从仿真结果可以看出,乘法器输入两个 8位原码数: a = 03H = 0000 0011B, 即 a = +3; b = 83H = 1000 0011B, 即 b = -3;
- 计算完成后, done = 1, 输出计算结果 sout = FFF7H = [-9]补 = [1000 0000 0000 1001B]补 =
 1111 1111 1111 0111B = FFF7H, 经验证结果计算正确;

3.2 电路连接关系图

