同步 FIFO 设计

一、功能分析

- FIFO为空,不可从FIFO读数据,但可写;
- FIFO为满,不可向FIFO写数据,但可读;
- 非空非满时, FIFO可读、可写;
- FIFO的读写受同一时钟控制;
- FIFO的大小为N;

二、空满判定分析

- 当wr_ptr=rd_ptr时, FIFO数据为空;
- 当wr_ptr-rd_ptr=M l 或 rd_ptr-wr_ptr=l 时, FIFO数据为满;
- 当wr_ptr>=rd_ptr时, wr_ptr-rd_ptr 为 FIFO 内 数据个数;
- 当wr_ptr<=rd_ptr时, M-(rd_ptr-wr_ptr) 为 FIFO 内数据个数;

三、端口信号分析

• 配置参数: width: 数据位宽

• 配置参数: depth: 存储器地址线长度

• 输入信号: clk, rst: 同步时钟, 复位信号

• 输入信号: datain: 输入数据

• 输入信号: wr, rd: 读写使能信号

• 输出信号: dataout: 读出数据

• 输出信号: full, empty: 存储器满空标志

四、VHDL 描述

4.1 顶层模块设计

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_UNSIGNED.ALL;
4
5 entity FIFO is
6 generic
7 (
```

```
width : positive := 8;
8
9
             depth : positive := 8);
         port ( clk: in std_logic;
10
               rst: in std_logic;
11
12
                datain : in std_logic_vector(width-1 downto 0);
                dataout : out std_logic_vector(width -1 downto 0);
13
               wr : in std_logic;
14
15
               rd : in std_logic;
                empty : out std_logic;
16
17
                full : out std_logic);
18
     end FIFO;
19
     architecture Behavioral of FIFO is
20
21
     component dualram is
22
       generic
23
         (
             width : positive := 8;
24
             depth : positive := 8);
25
26
27
        port
         (
28
29
               ----- port a is only for writing -------
30
           clka : in std_logic;
            wr : in std_logic;
31
            addra : in std_logic_vector(depth-1 downto 0);
32
             datain : in std_logic_vector(width-1 downto 0);
33
34
             ----- port b is only for reading ------
35
            clkb : in std_logic;
36
            rd : in std_logic;
37
             addrb : in std_logic_vector(depth-1 downto 0);
38
39
             dataout : out std_logic_vector(width -1 downto 0));
     end component;
40
41
42
     component read_pointer is
         generic( depth: positive);
43
         Port ( clk : in STD_LOGIC;
44
               rst : in std_logic;
45
               rq : in std_logic;
46
                rd_pt : out std_logic_vector(depth-1 downto 0));
47
48
     end component;
49
50
     component write_pointer is
51
         generic
52
        ( depth: positive);
53
         port (
```

```
54
                 clk : in std_logic;
 55
                 rst: in std_logic;
                 wq : in std_logic;
 56
 57
                 wr_pt : out std_logic_vector(depth-1 downto 0));
 58
        end component;
 59
        component judge_status is
 60
             generic( depth: positive);
 61
             port ( clk : in STD_LOGIC;
 62
                      rst : in std_logic;
 63
                      wr_pt : in std_logic_vector(depth - 1 downto 0);
 64
 65
                      rd_pt : in std_logic_vector(depth - 1 downto 0);
                      empty : out std_logic;
 66
 67
                      full : out std_logic);
        end component;
 68
 69
 70
        signal wr_pt, rd_pt: std_logic_vector(depth-1 downto 0);
 71
 72
        begin
 73
             DRAM: dualram generic map(width, depth)
 74
                          port map(
 75
                                clka \Rightarrow clk
 76
                                clkb \Rightarrow clk
 77
                                wr \Rightarrow wr
 78
                                rd \Rightarrow rd
 79
                                datain \Rightarrow datain,
                                dataout \Rightarrow dataout,
 80
 81
                                addra \Rightarrow wr_pt,
                                addrb \Rightarrow rd_pt);
 82
 83
            WPointer: write_pointer generic map(depth)
 84
                               port map(
 85
                                     clk \Rightarrow clk
 86
                                     wq \Rightarrow wr,
 87
                                     rst \Rightarrow rst,
 88
                                     wr_pt \Rightarrow wr_pt);
 89
           RPointer: read_pointer generic map(depth)
 90
 91
                               port map(
                                     clk \Rightarrow clk
 92
 93
                                     rq \Rightarrow rd,
 94
                                     rst \Rightarrow rst,
 95
                                     rd_pt \Rightarrow rd_pt);
 96
 97
             Status: judge_status generic map(depth)
 98
                          port map(
 99
                                clk \Rightarrow clk
100
                                rst \Rightarrow rst,
                                wr_pt \Rightarrow wr_pt
101
```

```
102 rd_pt \Rightarrow rd_pt,

103 empty \Rightarrow empty,

104 full \Rightarrow full);

105 end \ Behavioral;
```

4.2 双端口 RAM 设计

```
1
     library IEEE;
 2
     use IEEE.STD_LOGIC_1164.ALL;
     use IEEE.STD_LOGIC_UNSIGNED.ALL;
3
4
5
     entity dualram is
         generic
6
7
         (
             width : positive := 8;
8
             depth : positive := 8);
9
10
         port
11
         (
12
                        ----- port a is only for writing ------
13
            clka : in std_logic;
14
            wr : in std_logic;
15
            addra : in std_logic_vector(depth-1 downto 0);
16
17
            datain : in std_logic_vector(width-1 downto 0);
             ----- port b is only for reading ------
18
19
            clkb : in std_logic;
20
             rd : in std_logic;
             addrb : in std_logic_vector(depth-1 downto 0);
21
22
             dataout : out std_logic_vector(width -1 downto 0));
23
     end dualram;
24
25
26
     architecture Behavioral of dualram is
27
     type ram is array(2 ** depth - 1 downto 0) of std_logic_vector(width - 1 downto
     0);
28
     signal dualram: ram;
29
     begin
         process(clka)
30
31
         begin
             if(clka'event and clka = '1') then
32
                 if wr = '0' then
33
                     dualram(conv_integer(addra)) < datain;</pre>
34
35
                 end if;
             end if;
36
```

```
37
           end process;
38
           process(clkb)
39
           begin
40
41
               if( clkb'event and clkb = '1') then
                   if rd = '0'then
42
                        dataout ≤ dualram(conv_integer(addrb));
43
                   else
44
                        dataout \leq (others \Rightarrow '0');
45
                   end if;
46
47
               end if;
48
           end process;
49
      end Behavioral;
```

4.3 写地址计数器设计

```
1
      library IEEE;
 2
      use IEEE.STD_LOGIC_1164.ALL;
 3
      use IEEE.STD_LOGIC_UNSIGNED.ALL;
 4
      entity write_pointer is
 5
          generic
 6
 7
          ( depth: positive);
          port (
 8
9
              clk : in std_logic;
              rst: in std_logic;
10
11
              wq : in std_logic;
12
              wr_pt : out std_logic_vector(depth-1 downto 0));
13
      end write_pointer;
14
15
      architecture Behavioral of write_pointer is
16
      signal wr_pt_t : std_logic_vector(depth - 1 downto 0); -- write pointer counter
17
      begin
          process(rst, clk)
18
19
              begin
20
                  if rst = '0' then
                       wr_pt_t \leq (others \Rightarrow '0');
21
22
                   elsif clk'event and clk = '1' then
23
                       if wq = '0' then
24
                           wr_pt_t \leq wr_pt_t + 1;
25
                       end if;
26
                  end if;
27
          end process;
28
          wr_pt \le wr_pt_t;
29
      end Behavioral;
```

4.4 读地址计数器设计

```
1
      library IEEE;
 2
      use IEEE.STD_LOGIC_1164.ALL;
      use IEEE.STD_LOGIC_UNSIGNED.ALL;
 3
 4
 5
      entity read_pointer is
          generic( depth: positive);
 6
 7
          Port ( clk : in STD_LOGIC;
8
                 rst : in std_logic;
9
                 rq : in std_logic;
10
                 rd_pt : out std_logic_vector(depth-1 downto 0));
11
      end read_pointer;
12
13
      architecture Behavioral of read_pointer is
      signal rd_pt_t : std_logic_vector(depth - 1 downto 0); -- read pointer counter
14
      begin
15
16
          process(rst, clk)
              begin
17
                   if rst = '0' then
18
                       rd_pt_t \leq (others \Rightarrow '0');
19
                   elsif clk'event and clk = '1' then
20
                       if rq = '0' then
21
22
                           rd_pt_t \leq rd_pt_t + 1;
23
                       end if;
24
                  end if;
          end process;
25
26
          rd_pt ≤ rd_pt_t;
27
      end Behavioral;
```

4.5 空满状态产生器设计

```
1
    library IEEE;
 2
     use IEEE.STD_LOGIC_1164.ALL;
 3
     use IEEE.STD_LOGIC_UNSIGNED.ALL;
 4
 5
     entity judge_status is
          generic( depth: positive);
 6
 7
          port ( clk : in STD_LOGIC;
 8
                  rst : in std_logic;
9
                  wr_pt : in std_logic_vector(depth - 1 downto 0);
10
                  rd_pt : in std_logic_vector(depth - 1 downto 0);
11
                  empty : out std_logic;
12
                  full : out std_logic);
13
     end judge_status;
```

```
14
15
      architecture Behavioral of judge_status is
16
     begin
17
          process(rst, clk)
18
          begin
              if rst = '0' then
19
                  empty ≤ '1';
20
              elsif clk'event and clk = '1' then
21
22
                  if wr_pt = rd_pt then
23
                      empty ≤ '1';
24
                  else
25
                      empty ≤ '0';
26
                  end if;
27
              end if;
           end process;
28
29
           process(rst, clk)
30
           begin
31
              if rst = '0' then
32
                  full ≤ '0';
33
              elsif clk'event and clk = '1' then
34
35
                  if wr_pt > rd_pt then
                      if (rd_pt + 2 ** depth - 1) = wr_pt then
36
                          full ≤ '1';
37
38
                      else
                          full ≤ '0';
39
40
                      end if;
41
                  else
42
                      if (wr_pt+1) = rd_pt then
                          full ≤ '1';
43
44
                      else
                          full ≤ '0';
45
                      end if;
46
47
                  end if;
              end if;
48
49
            end process;
50
     end Behavioral;
```

五、仿真配置

• 仿真 Pipline: 系统复位 ⇒ 写入数据直至满 ⇒ 读出数据直至空


```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_UNSIGNED.ALL;
4
5 entity FIFO_sim is
```

```
-- Port ( );
7
     end FIF0_sim;
8
9
     architecture Behavioral of FIFO_sim is
10
     component FIFO is
          generic
11
          (
12
              width : positive := 8;
13
              depth : positive := 8);
14
          port ( clk: in std_logic;
15
16
                 rst: in std_logic;
17
                 datain : in std_logic_vector(width-1 downto 0);
                 dataout : out std_logic_vector(width -1 downto 0);
18
19
                 wr : in std_logic;
20
                 rd : in std_logic;
                 empty : out std_logic;
21
22
                 full : out std_logic);
23
     end component;
24
     constant width: integer := 3; -- define 3 bits
25
     26
     signal rst, wr, rd: std_logic := '1';
27
     signal clk, empty, full: std_logic := '0';
28
     signal datain: std_logic_vector(width-1 downto 0) := "000";
29
     signal dataout: std_logic_vector(width-1 downto 0) := "000";
30
31
     constant clk_period : time := 10 ns;
32
33
     begin
          FIF0_Instance: FIF0 generic map(width, depth)
34
                         port map(
35
36
                              clk \Rightarrow clk
37
                              rst \Rightarrow rst,
38
                              datain \Rightarrow datain,
39
                              dataout ⇒ dataout,
40
                              empty \Rightarrow empty,
41
                              full \Rightarrow full,
42
                              wr \Rightarrow wr
43
                              rd \Rightarrow rd);
44
           clk ≤ not clk after clk_period / 2; -- clk production
45
46
           process
47
48
           begin
                  -- reset firstly
49
50
                  rst ≤ '0';
51
                  wait for clk_period / 2;
52
                  rst ≤ '1';
53
                  wait for clk_period / 2;
```

```
54
                   -- write 001-111 data to ram in turn
55
56
                   for i in 0 to 6 loop
57
                       datain ≤ datain + 1;
58
                       wr ≤ '0';
                       wait for clk_period / 2;
59
                       wr < '1';
60
                       wait for clk_period / 2;
61
62
                   end loop;
63
64
                   -- read 001-111 data from ram in turn
65
                   datain \leq (others \Rightarrow '0');
                   for i in 0 to 6 loop
66
67
                       rd ≤ '0';
                       wait for clk_period / 2;
68
69
                       rd ≤ '1';
70
                       wait for clk_period / 2;
71
                   end loop;
72
           end process;
73
74
      end Behavioral;
```

六、功能仿真结果与分析

6.1 仿真电路时序图



- 从仿真结果可以看出,在系统初始化复位后,empty=1,full=0,rd=1,wr=1;
- depth = 3 时,表示存储器地址线宽度为 3, 即地址范围: 000~111, 但是 FIFO 存储器最后一个单元 用于满标志判定, 因此实际大小 M = 7;

- 依次写入数据 1~7, 在写入完毕后下一周期存储器输出 full = 1 表示已经写满;
- 之后开始读取数据,可以看出从存储器依次读取的数据是按照先进先出的顺序读出的,当读出数据 7 后, empty = 1 表示存储器此时状态为空;

6.2 电路连接关系图

