

按键消抖电路设计

一、输入输出端口信号分析


- 输入信号: clk, rst;
- 输入信号: 按键输入: key_in; // key_in = 1 表示按下按键
- 输出信号: 按键输出: key_out; // key_out = 1 表示有按键按下
- 输出信号: 系统状态: cur_state; // cur_state = "000" ~ "101" 分别对应状态 s0 ~ s5

二、系统状态分析

2.1 状态说明

- S0: 初始状态;
- S1: 延时状态;
- S2: 延时结束状态;
- S3: 按键检测状态;
- S4: 按键输出状态;
- S5: 按键预复位状态;

2.2 状态转移图



2.3 状态转移关系

1. 始态 S0，根据状态转移条件 key_in 决定是否进行状态转移，当检测到有按键按下时转移到 S1；
2. 状态 S1，无条件进行延时，只有当延时结束时状态转移到 S2；
3. 状态 S2，根据状态转移条件 key_in 决定是否进行状态转移，当检测到有按键按下时转移到 S3；
4. 状态 S3，根据状态转移条件 key_in 决定是否进行状态转移，当检测到有按键按下时转移到 S4；
5. 状态 S4，根据状态转移条件 key_in 决定是否进行状态转移，当检测到有按键按下时转移到 S5，并输出 key_out = '1' 表示真正有按键按下；
6. 状态 S5，根据状态转移条件 key_in 决定是否进行状态转移，当 key_in = '0' 时表示一次按键结束复位到 S0，否则仍是在按键中按键；

三、VHDL 描述

3.1 实体配置

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
```

```

4  entity jitter is
5      generic(DelayClks: integer := 20);
6      Port ( clk, rst, key_in : in STD_LOGIC;
7             key_out : out bit;
8             cur_state : out bit_vector(2 downto 0));
9  end jitter;
10
11 architecture Behavioral of jitter is
12     type states is (s0, s1, s2, s3, s4, s5);
13     signal state: states;
14 begin
15     process (clk, rst, key_in)
16     variable count: integer := DelayClks; -- delay = DelayClks
17     begin
18         if(rst = '1') then
19             state ≤ s0;
20             cur_state ≤ "000";
21         elsif(clk'event and clk = '1') then
22             case state is
23                 when s0 ⇒
24                     if(key_in = '1') then
25                         state ≤ s1;
26                         cur_state ≤ "001";
27                     else null;
28                     end if;
29                 when s1 ⇒
30                     count := count - 1;
31                     if (count = 0) then
32                         count := DelayClks;
33                         state ≤ s2;
34                         cur_state ≤ "010";
35                     else null;
36                     end if;
37                 when s2 ⇒
38                     if(key_in = '0') then
39                         state ≤ s0;
40                         cur_state ≤ "000";
41                     else
42                         state ≤ s3;
43                         cur_state ≤ "011";
44                     end if;
45                 when s3 ⇒
46                     if(key_in = '0') then
47                         state ≤ s0;
48                         cur_state ≤ "000";
49                     else
50                         state ≤ s4;
51                         cur_state ≤ "100";

```

```

52         end if;
53     when s4 =>
54         if(key_in ='0') then
55             state <= s0;
56             cur_state <= "000";
57         else
58             state <= s5;
59             cur_state <= "101";
60             key_out <= '1';
61         end if;
62     when s5 =>
63         if(key_in ='0') then
64             key_out <= '0';
65             state <= s0;
66             cur_state <= "000";
67         else null;
68         end if;
69     end case;
70 end if;
71 end process;
72 end Behavioral;

```

3.2 仿真配置

- 仿真 Pipeline: 系统复位 => 检测按键 => 检测按键抖动

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity jitter_sim is
5  -- Port ( );
6  end jitter_sim;
7
8  architecture Behavioral of jitter_sim is
9
10 component jitter is
11     generic(DelayClks: integer := 20);
12     Port ( clk, rst, key_in : in STD_LOGIC;
13           key_out : out bit;
14           cur_state : out bit_vector(2 downto 0));
15 end component;
16
17 signal rst, key_in : std_logic := '0';
18 signal clk : std_logic := '1';
19 signal key_out : bit := '0';
20 signal cur_state : bit_vector(2 downto 0) := "000";
21 constant clk_period : time := 20 ns;

```


```

22
23 begin
24     clk ≤ not clk after clk_period / 2;
25
26     Instance: jitter generic map(16)
27         port map(
28             clk ⇒ clk,
29             rst ⇒ rst,
30             key_in ⇒ key_in,
31             key_out ⇒ key_out,
32             cur_state ⇒ cur_state);
33
34     process
35     begin
36         -- reset firstly
37         rst ≤ '1';
38         wait for clk_period / 2;
39         rst ≤ '0';
40
41         -- produce some signals to check pushing button
42         key_in ≤ '1';
43         wait for clk_period / 2;
44         key_in ≤ '0';
45         wait for clk_period / 2;
46         -- delay
47         for i in 0 to 3 loop
48             key_in ≤ '1';
49             wait for clk_period * (2 ** i);
50             key_in ≤ '0';
51             wait for clk_period * (2 ** i);
52         end loop;
53
54         -- produce some signals to check shake
55         key_in ≤ '1';
56         wait for clk_period / 2;
57         key_in ≤ '0';
58         wait for clk_period / 2;
59         -- delay
60         for i in 0 to 3 loop
61             key_in ≤ '1';
62             wait for clk_period * (2 * i);
63             key_in ≤ '0';
64             wait for clk_period * (2 * i);
65         end loop;
66
67     end process;
68 end Behavioral;

```


四、功能仿真结果与分析

4.1 检测按键按下



- 从仿真结果可以看出，在系统初始化复位后，状态 `cur_state = 0 (s0)`，下一时钟周期检测 `key_in = 1` 信号，`cur_state` 转移到 `s1`，之后进行延时 `Delay = 16 Tclk`s，延时结束后继续检测 `key_in = 1` 进行状态迁移，通过 `s2, s3, s4` 的多次确定，可以断定是一次按键按下，最终输出 `key_out = 1` 直到按键结束重新回到初始态 `s0`；

4.2 检测按键抖动



- 从仿真结果可以看出，在系统初始化复位后，状态 $\text{cur_state} = 0$ (s0)，下一时钟周期检测 $\text{key_in} = 1$ 信号， cur_state 转移到 s1，之后进行延时 $\text{Delay} = 16 \text{ Tclk}$ s，延时结束后继续检测 $\text{key_in} = 1$ 进行状态迁移，经过 s2, s3 检测 $\text{key_in} = 1$ 但是 s4 检测时 $\text{key_in} = 0$ 表示无效按键，仍然属于是按键抖动，复位到 s0。