
8位双向移位寄存器

一、基本原理

1.1 模型结构

根据寄存器设计要求,统一其引脚的模型结构如下图所示:



1.2 功能设计

根据芯片结构以及引脚分配,可得8位双向移位寄存器的功能设计表,如下所示:

CLK	RESET	MODE	工作状态
X	0	XX	复位
†	1	00	置数
†	1	01	右移
†	1	10	左移
Х	1	11	保持

二、VHDL描述

- 1 library IEEE;
- 2 use IEEE.STD_LOGIC_1164.ALL;

```
3
    entity RegisterS2 is
        Port ( D : in bit_vector(7 downto 0);
6
               MODE : in bit_vector(1 downto 0);
7
               CLK: in bit;
8
               DIR : in bit;
               DIL: in bit;
9
10
               Reset : in bit;
11
               Q : buffer bit_vector(7 downto 0));
12
   end RegisterS2;
13
   architecture Behavioral of RegisterS2 is
14
15
   begin
16
        process(Reset, CLK, MODE, DIR, DIL)
17
            begin
                 if Reset = '0' then Q <= "000000000"; -- clear Q
18
19
                 elsif CLK'event and CLK = '1' then -- keep with
    c1k
20
                     if MODE = "00" then
                                                     -- load D
21
                         Q \leftarrow D;
22
                     elsif MODE = "01" then
                                                     -- right shift
23
                         for i in 7 downto 1 loop
24
                              Q(i-1) \le Q(i);
25
                         end loop;
26
                         Q(7) \leftarrow DIR;
                     elsif MODE = "10" then
27
                                                   -- left shift
28
                         for i in 0 to 6 loop
29
                             Q(i+1) \leftarrow Q(i);
                         end loop;
31
                         Q(0) \leftarrow DIL;
32
                     else
                                                     -- keep Q
33
                         Q \leftarrow Q;
34
                     end if;
35
                end if;
        end process;
36
37 end Behavioral;
```

三、仿真配置

仿真配置 Pipline: 同步置数 → 同步右移 → 同步左移 → 状态保持 → 异步清零


```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity RegisterS2_sim is
```

```
-- port()
   end RegisterS2_sim;
8
    architecture Behavioral of RegisterS2_sim is
9
    component RegisterS2 is
10
11
        Port ( D : in bit_vector(7 downto 0);
12
               MODE : in bit_vector(1 downto 0);
13
               CLK : in bit;
14
               DIR: in bit;
15
               DIL: in bit;
               Reset : in bit;
16
               Q : buffer bit_vector(7 downto 0));
17
18
    end component;
19
20 signal CLK, DIR, DIL, Reset : bit := '0';
21 signal D : bit_vector(7 downto 0) := "000000000";
   signal MODE : bit_vector(1 downto 0) := "00";
22
23 signal Q : bit_vector(7 downto 0);
   constant CLK_Period : time := 10 ns;
24
25
26
   begin
27
        UUT: RegisterS2 port map(
28
                CLK => CLK,
29
                DIR => DIR,
30
                DIL => DIL,
31
                Reset => Reset,
32
                D \Rightarrow D,
33
                MODE => MODE,
34
                Q \Rightarrow Q;
35
36
        -- clk production
37
        process
38
            begin
39
                CLK <= '0';
40
                wait for CLK_Period / 2;
                CLK <= '1';
41
42
                wait for CLK_Period / 2;
43
        end process;
44
45
        -- register simulation
46
        process
47
            begin
48
                Reset <= '1';
49
                MODE <= "00";
                               -- load D
```

```
for i in 0 to 8 loop
51
                     D <= "00000000";
                     if i < 8 then D(i) <= '1';
52
53
                     end if:
54
                     wait for CLK_Period;
55
                 end loop;
56
57
                 MODE <= "01"; -- right shift
58
                 for i in 0 to 7 loop
59
                     DIR <= not DIR;</pre>
                     wait for CLK_Period;
60
61
                 end loop;
62
                 MODE <= "10"; -- left shift
63
                 for i in 0 to 7 loop
64
65
                     DIL <= not DIL;</pre>
66
                     wait for CLK_Period;
                 end loop;
67
68
69
                 MODE <= "11"; -- keep Q
70
                 for i in 0 to 7 loop
                     D <= "00000000";
71
72
                     D(i) <= '1';
73
                     DIL <= not DIL;</pre>
74
                     DIR <= not DIR;</pre>
75
                     wait for CLK_Period;
76
                 end loop;
77
78
                 Reset <= '0'; -- clear Q</pre>
79
                 for i in 0 to 7 loop
80
                     D <= "00000000";
                     D(i) <= '1';
81
82
                     DIL <= not DIL;</pre>
83
                     DIR <= not DIR;</pre>
84
                     MODE(0) \leftarrow not MODE(0);
85
                     MODE(1) \leftarrow MODE(1) \times MODE(0);
86
                     wait for CLK_Period;
87
                 end loop;
88
        end process;
89 end Behavioral;
```

四、仿真结果及分析

4.1 同步置数、同步右移




● 从功能仿真结果可以看出,当RESET=1、MODE=00时,进行同步置数,即Q=D:

在时钟上升沿 Q 状态都会获取输入的数据 D 进行更新;

• 从功能仿真结果可以看出,当RESET=1、MODE=01时,进行同步右移: Q始态=00H=00000000B,第一个时钟上升沿时,DIR=1,Q状态更新为 80H=10000000B,即右移一位输入串行数据DIR,后各时钟周期同理;


4.2 同步左移、状态保持



• 从功能仿真结果可以看出,当RESET=1、MODE=10时,进行同步左移: Q始态=55H=01010101B,第一个时钟上升沿时,DIL=1,Q状态更新为 abH=10101011B,即左移一位输入串行数据DIL,后各时钟周期同理; • 从功能仿真结果可以看出, 当RESET=1、MODE=11时, 进行状态保持, 即 Q(n+1) = Q(n):

Q始态 = aaH, 而后不论 DIR, DIL, D数据如何变化, Q始终保持最初的状态;

4.3 异步清零



从功能仿真结果可以看出,当RESET=0时,进行异步清零:
 Q始态 = aaH,当 Reset = 0时,不论 MODE, DIR, DIL, D数据如何变化,Q始终保持输出为全 0;