

# 时钟模块设计

## 一、端口信号分析

- 输入信号：clk, rst: 同步时钟，复位信号
- 输入信号：clk1, nclk1: 时钟信号，以及反相时钟信号
- 输入信号：clk2, nclk2: 时钟二分频信号以及其反相信号
- 输出信号：w0, w1, w2, w3: 生成的四个节拍信号

## 二、功能设计

- 二分频信号设计  
为了生成二分频时钟信号，本设计采用在时钟信号的上升沿对二分频信号取反实现分频时钟信号；
- 节拍信号设计  
为了生成四路节拍信号，并且保证每两个时钟周期一个节拍，引入时钟计数器，每当计数两个时钟周期，自动转换生成下一个节拍信号；

## 三、VHDL 描述

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity clock is
5      Port(
6          clk, rst: in std_logic;
7          clk1, nclk1: out std_logic;  -- clk, not clk
8          clk2, nclk2: buffer std_logic;  -- f = f_clk / 2
9          w0, w1, w2, w3: out std_logic  -- four signals
10     );
11 end clock;
12
13 architecture Behavioral of clock is
14 begin
15
16     process(clk)
17         variable count_w: integer:=0;  -- record the number of clk periods
18     begin
19         if(rst = '0')then
20             w0 ≤ '0';
21             w1 ≤ '0';
22             w2 ≤ '0';
23             w3 ≤ '0';
```

```

24         clk1<='0';    -- reset the clk
25         nclk1<='1';
26         clk2<='0';
27         nclk2<='1';
28         count_w:=0;
29     elsif(rst = '1')then
30         clk1 <= clk;    -- get the clk
31         nclk1 <= not clk;
32         if(clk'event and clk='1')then
33             clk2 <= not clk2;
34             nclk2 <= not nclk2;
35
36             if(count_w ≥ 0 and count_w ≤ 1) then
37                 w0 <= '1';
38             else w0 <= '0';
39             end if;
40
41             if(count_w ≥ 2 and count_w ≤ 3) then
42                 w1 <= '1';
43             else w1<='0';
44             end if;
45
46             if(count_w≥4 and count_w≤5) then
47                 w2<='1';
48             else w2<='0';
49             end if;
50
51             if(count_w ≥6 and count_w≤7) then
52                 w3<='1';
53             else w3<='0';
54             end if;
55
56             if(count_w<8) then
57                 count_w :=count_w+1;    -- add clk periods
58             else count_w:=0;            -- clear for next circle
59             end if;
60         end if;
61     end if;
62 end process;
63
64 end Behavioral;

```

## 四、仿真配置

- 仿真 Pipeline: 产生同步时钟 ⇒ 复位系统


```
1 library IEEE;
```

```

2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity clock_tb is
5  -- Port ( );
6  end clock_tb;
7
8  architecture Behavioral of clock_tb is
9  component clock
10     Port(
11         clk, rst: in std_logic;
12         clk1, nclk1: out std_logic;  -- clk, not clk
13         clk2, nclk2: buffer std_logic;  -- f = f_clk / 2
14         w0, w1, w2, w3: out std_logic  -- four signals
15     );
16 end component;
17
18 signal clk, rst:std_logic;
19 signal clk1, nclk1:std_logic;
20 signal clk2, nclk2:std_logic;
21 signal w0, w1, w2, w3:std_logic;
22
23 begin
24 clock_inst:clock port map(clk, rst, clk1, nclk1, clk2, nclk2, w0, w1, w2, w3);
25
26 clock_gen:process
27 begin
28     clk<='0';
29     wait for 10ns;
30     clk<='1';
31     wait for 10ns;
32 end process;
33
34 reset_gen: process
35 begin
36     rst<='0';
37     wait for 25ns;
38     rst<='1';
39     wait;
40 end process;
41
42 end Behavioral;

```

## 五、功能仿真结果与分析



- 从仿真结果可以看出，clk是同步时钟，系统复位 rst=0后，产生的时钟信号都初始化为 0;
- 当 rst = 1时，系统产生时钟信号 clk1 及其反向信号 nclk1;
- clk2 是对产生的时钟信号 clk1 进行二分频得到的信号，及其反向信号;
- w0-w3 为四路节拍信号，依次产生四个节拍，并且每个节拍信号占用两个时钟周期;