




**MICROCHIP**

# **Board Bring up Considerations**

**MPU Team**


**June 2016**

# Board bring-up - the big picture



# Board bring-up - prerequisites

## 1- a debug interface (= USB $\Leftrightarrow$ JTAG translator)




EDBG (or JLINK-OB)



SAM-ICE

## 2- a SW development environment a.k.a. “IDE” running on a host computer IDE = source code editor + compiler + linker + debugger



# Board bring-up – heads-up

---

- “*Waking up the darn thing*” is the first challenge our customers have to overcome when 1<sup>st</sup> receiving their prototype board – and that’s a crucial one!
- Hence that’s the #1 topic FAEs and support forces are confronted to, which takes a mighty 50% of all support bandwidth!

Besides software considerations described in further slides, let’s point at a few hardware things that may mess-up with the SAM startup or the board boot:


- Too weak power supply block (insufficient current source)
- Not all power domains are powered (careless design / power tree bug)
- Design error around Xtal oscillator (crystal does not oscillate)
- Design error around nRESET signal (keeps stuck low)
- Bad PCB design around signal integrity (corrupted DRAM busses)
- Major design issue (e.g. wrong connection, signal contention, etc.)
- SAMA5D2 wrong fuses configuration (can ban some boot devices)

# Board bring-up – SW overview

## IDE debug scheme

HOST side


SAM side



## SAM-BA debug scheme


HOST side

SAM side



## FIRMWARE scheme

SAM is standalone






# Board bring-up SW flow - IDE


- This is the most common scheme when **developing/debugging** software through an IDE.
- Key aspects are:
  - It's the IDE that takes care of uploading + running the different parts of code in the different memory areas
  - The sequence has to be respected:
    - Download the init code in SRAM and execute it **first**
    - Then only can you download the main application code into SDRAM and run it there.

## IDE debug scheme



- This is a typical scheme when implementing some usable program as **temporary** setup. E.g.: doing customer demos, automating tests during boards production, etc.
- Key aspects are:
  - It's SAM-BA that takes care of uploading + running the different parts of code in the different memory areas,
  - That can be scripted/automated,
  - It's **temporary** (power-off = memory lost),
  - Same requirement as before about sequencing (init first, then can use SDRAM).


## SAM-BA debug scheme



- This is the typical scheme of a **final product**, the code (now called “firmware”) is stored in **permanent memory**.
- Key aspects are:
  1. The SAM boots and execute by itself the correct setup + application sequence,
  2. It's **permanent** (power-off = memory preserved),
  3. Same requirement as before about sequencing (init first, then can use SDRAM).

## FIRMWARE scheme

SAM is standalone





# Board bring-up – reference code

**NO NEED TO REINVENT THE WHEEL!! → Get bunches of source code from atmel.com : the so-called “Software Package”**



Beware that's board-dependent → development on a **custom/customer** board = Software Package sources **customization**.

- Go to the concerned SAM **tool** page e.g.  
<http://www.atmel.com/devices/ATSAMA5D36.aspx?tab=tools>
- Click on the Software Package link i.e.

## Software Libraries

Name

Description

[SAMA5D3 Software Package](#)

Software package for SAMA5D3 devices

[Details](#)

<http://www.atmel.com/tools/SAMA5D3SOFTWAREPACKAGE.aspx>

- Download the one that suits your SW development environment



### **SAMA5D3 IAR Software Package 1.4 for Xplained Board**

*(18.5 MB, updated March 2014)*


This package provides software drivers and libraries to build any application for SAMA5D3 devices on Xplained board. SAMA5D3 SoftPack for EWARM requires an installation of IAR® Systems Embedded Workbench® for ARM Version 6.30-6.5.

# Board bring-up – init code customization for custom devices

---

- Essential place to go edit is `\...Vibboard_<boardname>\source` directory  
In particular:
  - **`board_lowlevel.c`** which contains the low level initialization (clocks, interrupts)
  - **`board_memories.c`** which sets up the board memories
- The parameters customization process supposes to:
  - **Understand** what the current **Software Package** code does...
  - ...versus the registers usage advised by the SAM **datasheet**...
  - ...versus the current parameters for device access advised by its **datasheet**,
  - Then tune the code to adapt to new parameters of new devices.
- A calculation sheet named “Golden Settings” (available upon request) is here to ease DDR parameters determination (but it does not dispense from reading + understanding the datasheets ; ) ).

# Board bring-up – init code customization for custom devices



# Golden Settings sheet vs. board-memories.c vs. DDR2 datasheet

B	C	D	E	F	G	H	I	J	K	L	M
2	Board	SAMA5D3-XPLD									
3											
4	MPU	SAMA5D36-CU									
5	Bus Impedance	50 Ohm									
6											
7	Config MCK										
8	Bus Freq (MHz)	133	MHz								
9	T=1/F (ns)	7.5	ns								
10											
11	Component										
12	Ref	MT47H64M16-25									
13	Provider	MICRON									
14	Type	DDR2									
15	Number of Rows	8192									
16	Bus Width	16	(*)								
17	Bank	8									
18	Row	13									
19	Col	10									
20	CAS latency	DDR_CAS3									
21											
22	tRAS	45	ns	Min							
23	tRCD	15	ns								
24	tWR	15	ns								
25	tRC	55	ns								
26	tRP	15	ns								
27	tRRD	10	ns								
28	tWRT	7.5	ns								
29	tMRD	2	ns								
30											
31	tRFC	127.5	ns								
32	tWSNR	=(tRFC)+10	ns	Min							
33	tXSRD	200	tCK								
34	tXP	2	tCK								
35											
36	tXARD	8	tCK	Min							
37	tXARDS (equ tXARD)	8	tCK	Min							
38	tRPA	15	ns								

MPDDRC_MD	Offset	Rst Value	Param
	0x20	0x00000010	0x00000006

MPDDRC_CR	Offset	Rst Value	Param
	0x08	0x00000024	0x00B0xx39

Parameter	Symbol	Min	Max	Min	Max
Input setup time	t <sub>sb</sub>	125	-	175	-
Input hold time	t <sub>hb</sub>	200	-	250	-
Input setup time	t <sub>sa</sub>	325	-	375	-
Input hold time	t <sub>ha</sub>	325	-	375	-
Input pulse width	t <sub>pw</sub>	0.6	-	0.6	-
ACTIVATE-to-READ delay, same bank	t <sub>RC</sub>	54	-	55	-
ACTIVATE-to-READ or WRITE delay	t <sub>RCD</sub>	13.125	-	12.5	-
ACTIVATE-to-PRECHARGE delay	t <sub>RAS</sub>	40	70K	40	70K
PRECHARGE period	t <sub>RP</sub>	13.125	-	12.5	-
PRECHARGE period	t <sub>RPA</sub>	13.125	-	12.5	-
CHARGE ALL period	t <sub>RPA</sub>	15	-	15	-
ACTIVATE-to-READ or WRITE delay	t <sub>RRD</sub>	7.5	-	7.5	-
ACTIVATE-to-READ or WRITE delay	t <sub>RRD</sub>	10	-	10	-

```

179
180
181 /* \brief Configures DDR2 (MT47H128M16RT 128MB/ MT47H64M16HR)
182 MT47H64M16HR : 8 Meg x 16 x 8 banks
183 Refresh count: 8K
184 Row address: A[12:0] (8K)
185 Column address A[9:0] (1K)
186 Bank address BA[2:0] a(24,25) (8)
187 */
188
189 void BOARD_ConfiguredDram( uint8_t device )
190 {
191     volatile uint8_t *pDdr = (uint8_t *) DDR_CS_ADDR;
192     volatile uint32_t i;
193     volatile uint32_t or = 0;
194     volatile uint32_t dummy_value;
195
196     dummy_value = 0x00000000;
197
198     /* Enable DDR2 clock x2 in PMC */
199     PMC->PMC_PCR1 = (1 << (ID_MPDDRC-32));
200     PMC->PMC_SCSR |= PMC_SCSR_...;
201     MPDDRC->MPDDRC_LPR =
202
203     MPDDRC->MPDDRC_
204     ... | MPD
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247

```

# Usual SW implementation pitfalls

---

- **System parameters settings** is the compulsory 1<sup>st</sup> step to execute
  - PLL & clock settings
  - Enabling of the clocks of to be used peripherals
- 2<sup>nd</sup> step is **configuring the external SDRAM** memories if needed to store and run the application code
- Registers contents matter, but **settings sequence may matter too**
  - => e.g. a specific configuration order is mandatory for DDR settings
- System **clocks** (core and bus) **speed** of course have an **impact on settings**
  - => especially true for DDR memory settings
  - => the GoldenSettings calc-sheet is precisely there to help resolving the *setting=f(CLK)* equation
- Beware of boot devices sequence: some **higher priority device** (than the one you intend to use) **may contain bootable code already**, which sure won't behave as you wanted!

- Board startup is a twofold operation:
  1. Boot & configure system resources
  2. (relocate and) jump to main application
- Be aware of booting device sequence vs. priority vs. inherited contents.
- The Software Package is your one-stop source of reference settings (source code), it contains ready to use initialization code and driver examples.
- Customizing parameters is a tough job, understanding the datasheets is indispensable.

# MPU Software Packages links collection

---

- Search link -> [here](#)
- <http://www.atmel.com/tools/SAMA5D3SOFTWAREPACKAGE.aspx>
- <http://www.atmel.com/tools/sama5d4softwarepackage.aspx>
- <http://www.atmel.com/tools/sama5d2-software-package.aspx>
- <http://www.atmel.com/tools/at91samsoftwarepackage.aspx>
- <http://www.atmel.com/tools/sam9g15softwarepackage.aspx>
- <http://www.atmel.com/tools/sam9m10-g45softwarepackage.aspx>
- Etc etc etc...



Atmel®



© 2016 Atmel Corporation.

Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. ARM®, ARM Connected® logo and others are the registered trademarks or trademarks of ARM Ltd. Other terms and product names may be the trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.