
# Compiler 2017

Kipsora Lawrence

#### Overview

- Rank 7<sup>th</sup> regardless of the penalty of overdue
- User-friendly semantic checker
- Command parameters
- SSA Constructor and SSA Destructor
- Desperately implemented Liveliness analyzer and global allocator




Assembly

## Semantic Checker

ANTLR are a very useful tool.

is

## Extending Graph



## The 1st Version of Semantic Analyzer

• Considering the principle that simple is fast, reduced

#### ANTLR G4 file is used:

• Construct abstract syntax tree with semantic checker first

## The 2<sup>nd</sup> Version of Semantic Analyzer

- Feeling WTF after a few days when implementing linear intermediate representation
- Constructing the whole abstract syntax tree first, then applying class fetcher and other checkers
- Checkers becoming relatively easy to implement
- Omitting some redundant details

## Semantic Analyzer

#### • User-friendly error reports:

```
Miracle:2:5: error: cannot declare a variable of type `void`
 void a;
Miracle: 3:9: error: cannot find identifier named "a"
  return a;
Miracle: 3:9: error: identifier "a" is not declared as a valid
expression
  return a;
Miracle:5:8: error: the rawval of left operand is not mutable
  true = false;
```

## Symbols

- Function are treated as a special type of variables
- Every type is virtually treated as a class with member variables and member methods
- NULL is a special type with only one instance null.
- Built-in methods and type comparator should be carefully implemented due to the abstractions above

## Symbol Table

- Tried O(1) symbol table first
- Complicated implementations
- Re-write with O(n) symbol table
- Remember parent scope in each scope
- Performs well in practice

## Tricks in Symbol Table


- Normal variables are not able to be accessed before definition
  - But member variables can be accessed anywhere
  - Checking order is needed
- Class identifiers, function identifiers and variable identifiers are stored in one map
  - Resolving process should be carefully implemented

# Intermediate Representation

The cat ran at the rat

call cat.run target=rat

## Extending Graph



#### LLVM IR

- Confused by the conception of intermediate representation
- Look for a standard IR
- LLVM IR with SSA Form!
- Having a view of "standard IR"

```
define i32 @main() nounwind {
  entry:
    %retval = alloca i32, align 4
    %a = alloca i32, align 4
    %b = alloca i32, align 4
    store i32 0, i32* %retval
    %0 = load i32* %a, align 4
    %1 = load i32* %b, align 4
    %d = add nsw i32 %0, %1
    ret i32 %d
}
```

## Single Static Assignment Form

- Fascinated by LLVM, I decide to use SSA form directly after the construction of abstract syntax tree
- Some paper discovered some simple methods to construct SSA form from abstract syntax tree
- Time limited, I decided to finish basic test first and then transform the code to SSA form

## Single Static Assignment Form

- I think I should use Tarjan's methods to construct dominator tree first and then construct SSA Form
- I have looked up many materials of SSA form to find a efficient implementation
- Find a simple method in Lequn Chen's report, which suggest a book named Engineering a Compiler(EAC) and also SSA Books

## Calculating Dominator Frontier

#### Performed well in practice

```
for all nodes, b /* initialize the dominators array */
    doms[b] \leftarrow Undefined

doms[start_node] \leftarrow start_node

Changed \leftarrow true

while (Changed)

Changed \leftarrow false

for all nodes, b, in reverse postorder (except start_node)

new_idom \leftarrow first (processed) predecessor of b /* (pick one) */

for all other predecessors, p, of b

if doms[p] \neq Undefined /* i.e., if doms[p] already calculated */

new_idom \leftarrow intersect(p, new_idom)

if doms[b] \neq new_idom

doms[b] \leftarrow new_idom
```

```
function intersect(b1, b2) returns node

finger1 \leftarrow b1

finger2 \leftarrow b2

while (finger1 \neq finger2)

while (finger1 < finger2)

finger1 = doms[finger1]

while (finger2 < finger1)

finger2 = doms[finger2]

return finger1
```

	Iterative Algorithm				Lengauer-Tarjan/Cytron et al.			
Number	Dominance		Postdominance		Dominance		Postdominance	
of Nodes	Doм	DF	Doм	DF	Doм	DF	Doм	DF
> 400	3148	1446	2753	1416	7332	2241	6845	1921
201–400	1551	716	1486	674	3315	1043	3108	883
101–200	711	309	600	295	1486	446	1392	388
51-100	289	160	297	151	744	219	700	191
26–50	156	86	165	94	418	119	412	99
<=25	49	26	52	25	140	32	134	26

Changed ← true

## Constructing SSA Form

```
Globals \leftarrow \emptyset
Initialize all the Blocks sets to Ø
for each block b
                                                         for each name x \in Globals
     VarKill \leftarrow \emptyset
                                                              WorkList \leftarrow Blocks(x)
     for each operation i in b, in order
                                                              for each block b \in WorkList
          assume that op; is "x \leftarrow y op z"
                                                                   for each block d in DF(b)
          if y ∉ VarKill then
                                                                        if d has no \phi-function for x then
              Globals \leftarrow Globals \cup \{y\}
                                                                            insert a \phi-function for x in d
          if z ∉ VarKıLL then
                                                                            WorkList \leftarrow WorkList \cup \{d\}
              Globals \leftarrow Globals \cup {z}
          VarKill \leftarrow VarKill \cup \{X\}
          Blocks(x) \leftarrow Blocks(x) \cup \{b\}
        (a) Finding Global Names
                                                                     (b) Rewriting the Code
```

http://bank.engzenon.com/download/560e72f1-0a74-4507-8385-12aec0feb99b/Engineering\_a\_Compiler\_2nd\_edition\_by\_Cooper\_and\_Tom

## Destructing SSA Form

**Algorithm 22.1:** Algorithm making non-conventional SSA form conventional by isolating  $\phi$ -nodes

```
1 begin
        foreach B: basic block of the CFG do
 2
             insert an empty parallel copy at the beginning of B;
             insert an empty parallel copy at the end of B;
 4
        foreach B_0: basic block of the CFG do
 5
             foreach \phi-function at the entry of B_0 of the form a_0 = \phi(B_1 : a_1, \dots, B_n : a_n) do
                  foreach a_i (argument of the \phi-function corresponding to B_i) do
 7
                      let PC_i be the parallel-copy at the end of B_i;
10
                      let a'_i be a freshly created variable;
11
                      add copy a_i' \leftarrow a_i to PC<sub>i</sub>;
12
                      replace a_i by a'_i in the \phi-function;
13
                  begin
14
                      let PC_0 be the parallel-copy at the beginning of B_0;
15
17
                      let a'_0 be a freshly created variable;
18
                       add copy a_0 \leftarrow a_0' to PC<sub>0</sub>;
19
                       replace a_0 by a'_0 in the \phi-function;
                  /* all a_i' can be coalesced and the \phi-function removed
```

## Registers in IR

- Virtual register is a ideal conception that registers are infinite
- Offset-registers is another conception used to represent subscription and member accessing operations
- A naivë approach translating IR into assembly is to map every virtual register to memory

#### **Troubles**

• I feel tremendously difficult to translating IR into assembly considering the following case:

• I raise a question on StackExchange and finally I surrender to selecting some special registers for compromise



Questions

Tags

Users

Badges

Unanswered

Ask Question

#### Implementing naive register allocation for x86 machines



I'm writing a toy compiler targeting on  $_{\times 86-64}$  machines. But I confront several problems when implementing register allocation with linear intermediate representation. I use NASM and GCC to generating executable file.



In intermediate representation of the origin code, we assume there are infinite registers(memory is regarded as a kind of virtual register). I divided them into two types:



- · Single registers: This kind of virtual register represent a typical variable.
- Offset registers: This kind of virtual register is used to represent the access to an element of an array or a member of a struct. For example, when translating instructions such like a.x = 3 and b[i] = 3 into intermediate representation, we may represent it as mov [\$a + 0], 3 and mov [\$b + \$i \* 4], 3 (4 is the size of an integer), where \$a, \$b and \$i are single registers and [\$a + 0] and [\$b + \$i \* 4] are offset registers.

However, in x86-64 machine, memory access can only be represented as [\$reg1 + \$reg2 \* imm1 + imm2], where \$reg1 and \$reg2 are physical registers and imm1 and imm2 are immediate number. I cannot understand how register allocation algorithms deal with the case that the algorithm marks \$va and \$vb as spilled node with instruction mov [\$va + \$vb \* 4], 3. In other words, \$va and \$vb must be a physical register rather than memory access, but if a virtual register is marked as spilled node, it will be regarded as a memory access to the stack frame.

For example. I get the following origin C-like code:

asked 24 days ago

viewed 105 times

active 19 days ago

#### **HOT META POSTS**

6 Should we edit "recommend a design pattern" questions so they don't use the...

#### Related

- 3 Learning to implement dynamically typed language compiler
- 7 Why are virtual machines required?
- Calculations in Vector Register
- What process do typical (the majority) of high level language compilers use when changing

a source-code's variable name to a machine

#### GCC's Solution

- GCC uses several passes to deal with this case
- In the first pass, GCC use Graph Coloring to color each virtual register
- If a node is marked *spilled* and this node cannot be in memory, then make a copy and re-allocate all virtual registers
- The new copied virtual registers have few degrees, hence few passes can solve this problem

# Optimization & Code Generation

That what you say is false is true, which is false actually

What you say is true

mov \$[what your say], true

### Register Allocation

- Delayed by the troubles above, I desperately implemented register allocation in a really short time with overdue penalty finally
- I use 9 registers for allocation, and RAX, R14, R15, RBP, RSP, RCX are reserved
- Code really become faster after register allocation
- Allocator is naivë, but the performance is very well
- Debugging and handling tricks are tremendously troublesome

## Optimization in Code Generation

- Usually we uses push and pop to pass spilled calling parameters, which needs a subtraction of RSP register
- I calculate the size of all the spilled parameters first and then directly use sub \$RSP, SIZE and then use mov instruction to pass the calling parameters
- And the bool type is only one bit which make calculation related with bool faster.

## What I Have Learned in This Project

- I have learned how to extract useful information from a technical manual and from a paper
- I have learned how to implement a tremendously complicated project in practice
- I have learned how to struggle with my classmates who helped me a lot when I face some difficulties
- I have learned how to keep calm under the overwhelming pressure

#### References

- Engineering a Compiler
- Tiger Books
- ふつうのコンパイラをつくろう
- NASM Tutorial
- Lequn Chen's Project
- Zhijian Liu's Project
- •

# Thanks for Listening